FACTA UNIVERSITATIS Series: Automatic Control and Robotics Vol. 12, N° 2, 2013, pp. 139 - 145

SELF-TUNING LOW-NOISE AMPLIFIER*

UDC ((621.375:621.317)+620.179.7):(621.3.049:004.9)

Goran Jovanović, Darko Mitić, Mile Stojčev, Dragan Antić

University of Niš, Faculty of Electronic Engineering, Department of Control Systems, Niš, Serbia

Abstract. A low-noise amplifier with a phase control loop is described in this paper. In the proposed circuit, the resonant frequency is auto-tuned to the input signal frequency. In that way, high gain (20 dB), a phase shift of -1800 between input and output signals, and good selective characteristics are obtained. The amplifier is robust to parameter variations, ensuring maximal amplification of the input signal regardless of its frequency as long as it is within a specified frequency range (880-950 MHz). Hence, the proposed circuit possesses self-tuning properties. The stability of the phase loop is analyzed by using Lyapunov's control theory.

Key words: Low-noise amplifier, Band-pass filter, Phase control loop, Self-tuning, Sability analysis

1. INTRODUCTION

The rapid growth in RF CMOS circuit design techniques has made it possible to integrate the RF frontends, baseband transceivers, and digital circuitry on a single chip. However, modern CMOS manufacturing technologies show large process parameters, supply voltage, and temperature (PVT) variations. The main design goal now is to maintain circuit performance non-sensitive in all possible manufacturing and environmental situations. Traditionally, temperature, voltage/current and process variability have been addressed separately during the design process. Temperature variations are usually compensated using temperature independent biasing circuits that provide constant voltage/current within the defined temperature range [1, 2]. The compensation of process variations in RF circuits is usually implemented as on-chip self-calibration approach [3, 4], meaning that self-calibration appears to be a necessary need for contemporary RF chips. To cope with the abovementioned problems, the solutions, based on digitally con-

Received November 03, 2013

Corresponding author: Goran Jovanović

University of Niš, Faculty of Electronic Engineering, Aleksandra Medvedeva 14, 18000 Niš, Serbia E-mail: goran.jovanovic@elfak.ni.ac.rs

^{*} Acknowledgements. This work was supported by the Ministry of Education, Science and Technological Development, Republic of Serbia (grants TR 32009, TR 35005 and III 43007).

trolled binary-weighted capacitor- or current mirror-array [5], master-slave [6] or self-tuning [7-9] design principles, are used.

Low-Noise Amplifier (LNA) is one of the basic building blocks in the receiving end of wireless communication system. The purpose of LNA is to amplify very weak received signal to the acceptable level, while, at the same time, adding as little additional noise as possible. In general, if CMOS technology is used, apart from low noise, high linearity, sufficient gain, low power consumption and well defined resistive input impedance are important design requirements that LNA has to fulfill. More details concerning input impedance matching of the LNA are given in [10, 11]. Methods for reducing the effect of gate-drain overlap capacitance Cgd in CMOS RF LNAs are presented in [10, 12]. Among them cascode configuration is one of the most widely used techniques.

In this paper, we propose cascode common source LNA with a phase control loop forming self-tuning LNA (STLNA). STLNA has a defined phase shift at central (resonant) frequency, so the phase comparison of input and output signals is used for detection of amplifier characteristics mismatch. The phase control loop utilizes a phase shift value to adjust STLNA to maximal gain. In the proposed STLNA, we use a phase detector for phase measurements and MOS varicap for LNA frequency tuning. There are at least two benefits from the proposed design: (a) in the presence of parameter perturbations, STLNA is always tuned to the input signal frequency, and (b), since it has maximal gain at input signal frequency, STLNA could be utilized as a selective amplifier in a wide frequency range.

The paper is organized as follows. In Section 2, STLNA principle of operation is discussed. Then, the amplitude and phase characteristics of LNA are given. The details on the basic constituents of STLNA are also presented in this Section. The stability analysis of STLNA phase control loop is treated in Section 3. To verify the proposed design solution, simulation results are given in Section 4. Section 5 contains some concluding remarks.

2. STLNA PRINCIPLE OF OPERATION

The design of STLNA is based on phase control principle similar to the one used in [7]. The block diagram of the proposed circuit is presented in Fig. 1.

As constituent of STLNA, we use LNA implemented in inductively degenerated common source topology [13]. LNA is loaded by L_1 , C_1 and MOS varicap, as a voltage controlled capacitor [14], forming resonant circuit whose resonant frequency is:

$$f_r = \frac{1}{2\pi \sqrt{L_1(C_1 + C_{MVar})}},$$
 (1)

with the capacitance [14]:

$$C_{MVar} = \frac{C_{MVar}^*}{\sqrt{1 + V_{ctrl}/V_{\rho}}},$$
(2)

where C^*_{MVar} and V_{ρ} are positive constants, and V_{crtl} is a MOS varicap control voltage. The phase shift of LNA is:

$$\theta = -180^{\circ} - \operatorname{atan}\left(2Q\frac{f_s - f_r}{f_r}\right),\tag{3}$$

where f_s is a frequency of input signal V_{in} and Q is a quality factor.



Fig. 1 Block diagram of STLNA circuit.

The gain and phase characteristics of LNA are depicted in Fig. 2 for V_{ctrl} within the interval 1.7 - 2.7 V, giving resonant frequencies in the range from 880 up to 950 MHz. Maximal gain is obtained for the phase shift of -180° with $f_s = f_r$.

Since it is difficult to realize a correct operation of a phase detector at high RF/MW frequency, the frequency down conversion of signals V_{in} and V_{out} is done by using two mixers (MIX₁, MIX₂), local oscillator (LO) with frequency f_0 , and two low-pass filters (LPF₁, LPF₂). The results of conversion are signals, V_{in_IF} and V_{out_IF} , at lower frequency $f_0 - f_s$. The frequencies $f_0 + f_s$ are eliminated by LPF₁ and LPF₂. These signals are

amplified first and, then, shaped to rectangular form by zero crossing detectors (ZCD₁, ZCD₂), composed of CMOS inverter stages. In order to ensure proper operation of phase detector (PD), ZCD₂ has one inverter stage more than ZCD₁, introducing an additional -180° phase shift to the output signal. In that way, the phase error, estimated by PD, is:

$$\theta_{PD} = -\operatorname{atan}\left(2Q\frac{f_s - f_r}{f_r}\right). \tag{4}$$

PD compares IN and OUT, generating UP and DOWN signals, whose widths are proportional to θ_{PD} . UP (DOWN) signal is high, and DOWN (UP) signal is low, when the phase of IN (OUT) leads with respect to the phase of OUT (IN). UP and DOWN signals drive a charge pump (CP). By charging and discharging the load capacitor C_{LPF} , CP provides V_{ctrl} , which tunes the LNA resonant frequency, so when $f_s = f_r$, $\theta_{PD} = 0^\circ$ and $\theta =$ -180°, V_{in} and V_{out} signals are synchronized but in an opposite phase, and V_{out} is significantly amplified. An operational amplifier (OA) with the unity gain decouples the influence of C_{LPF} to MOS varicap capacitance. The control voltage V_{ctrl} is defined as:

$$V_{ctrl} = -k_{cp} \int_{-\infty}^{t} \theta_{PD} \mathrm{d}\tau$$
⁽⁵⁾

where k_{cp} is a CP gain.



Fig. 2 LNA gain and phase characteristics

3. STABILITY ANALYSIS

Taking into account (1), (2) and (5), the phase loop dynamics can be obtained by time-differencing (4):

$$\dot{\theta} = -\frac{2k\pi QLC ff}{V(C)(f + 4Q(f - f))}\theta.$$
(6)

To prove the phase loop stability, we use the Lyapunov's theorem [15], where the Lyapunov's function candidate is selected as $V = \theta_{PD}^2/2$. *V* is positive definite function V > 0 for $\forall \theta_{PD} \neq 0^\circ$, V = 0 for $\theta_{PD} = 0^\circ$ and $V \to \infty$ when $\theta_{PD} \to \infty$. The time–derivative of *V* is given by $\dot{V} = \theta_{PD} \dot{\theta}_{PD}$, and it is negative definite function $\dot{V} < 0$ for $\forall \theta_{PD} \neq 0^\circ$. According to the Lyapunov's theorem, the phase loop dynamics is globally asymptotically stable, i.e. $\theta_{PD} \to 0^\circ$, $\theta \to -180^\circ$ and $f_s = f_r$.

4. SIMULATION RESULTS

Verification of the proposed STLNA is performed by Spice simulation with the IHP design kit for 0.25 μ m SiGe BiCMOS [14], and supply voltage $V_{dd} = 3$ V. STLNA has the following characteristics: gain 20 dB, resonant frequency range from 880 up to 950 MHz, $f_0 = 940$ MHz, bandwidth $BW \in (24.4, 26.4)$ MHz, Q=36, noise figure 1.28 dB, and -1 dB compression point -9.8 dBm. Tab. 1 shows the simulation results of this proposal and other similar works, which relate to self-tuning LNA. As indicated in Table 1, power consumption and noise figure have been reduced, while the other characteristics are in acceptable range comparing with [8,9].

Table 1 Simulation results of the proposed LNA and other works

LNA	[This paper]	Ref. [8]	Ref. [9]
Technology	0.25 µm SiGe	0.18 µm CMOS	0.2 μm GaAs
Gain	20 dB	26.7 – 30 dB	15.1 – 21.6 dB
Resonant frequency range	880 – 950 MHz	0.8 – 1.5 GHz	$2.4-5.2\ GHz$
Bandwidth	24.4 – 26.4 MHz	_	25 MHz
Quality factor	36	-	20 - 88
IIP3	3.7 dBm	-9.9 / +10.6 dBm	−3 dBm
Total noise / NF	1.28 dB	3.9 – 4.3 dB	2.8 - 3.8 dB
-1 dB compression point	-9.8 dBm	-	-8 dBm
P _{total}	2.34 mW	$5.4 - 10.8 \; mW$	_
(LNA core)			

The phase control loop adjusts circuit resonant frequency by varying V_{ctrl} until $f_r = f_s$ is fulfilled, thus providing maximal gain at the resonant frequency. Time responses of STLNA for $f_s = 915$ MHz are given in Fig. 3. As it is presented in Fig. 3(a), $V_{in_{IF}}$ and $V_{out_{IF}}$ signals are synchronized and in opposite phase as expected. We can see from Fig. 3(b) that the steady-state ($\theta_{PD} = 0^\circ$) is reached within 1 µs. The proposed STLNA can be also utilized for realization of robust band-pass active filters, based on master-slave architecture [7].



Fig. 3 Time responses of STLNA (a) V_{in_IF} and V_{out_IF} signals (b) Phase error θ_{PD} and control voltage V_{ctrl}

5. CONCLUSION

Selective low-noise amplifier (LNA) with self-tuning properties, suitable for VLSI implementation, is presented in this paper. Unlike self-tuning solutions based on sensing of power [8] or voltage [9] level, the phase control loop is introduced herein to tune the circuit resonant frequency to the frequency of input signal. This is done by changing MOS varicap capacitance with control voltage, which is proportional to the integral of phase error, estimated by phase detector. The self-tuning LNA is working within a frequency range from 880 up to 950 MHz, and it has high quality factor Q, and high gain (20 dB). The duration of the entire self-tuning process is less than 1 μ s in full frequency range of STLNA operation. The proposed circuit is useful for realization of narrow-band amplifiers implemented in heterodyne receivers. Simulation results are promising for practical implementation of the described solution.

REFERENCES

- J. Chen, B. Shi, "Design of an on-chip temperature-compensated constant transconductance reference," Analog Integrated Circuits and Signal Process, vol. 37, no. 3, pp. 215–222, 2003. [Online]. Available: http://dx.doi.org/10.1023/A:1026221809719
- [2] D. Gomez, M. Sroka, J. L. Gonzalez Jimenez, "Process and temperature compensation for RF low-noise amplifiers and mixers," IEEE Transactions on Circuits and Systems I, vol. 57, no. 6, pp. 1204–1211, 2010. [Online]. Available: http://dx.doi.org/10.1109/TCSI.2009.2031707

- [3] T Das, A. Gopalan, C Washburn, P. R. Mukund, "Self-calibration of input-match in RF front-end circuitry," IEEE Transactions on Circuits and Systems II, vol. 52, no. 12, pp. 821–825, 2005. [Online]. Available: http://dx.doi.org/10.1109/TCSII.2005.853893
- [4] P. Vänänen, N. Mikkola, P. Heliö, "VCO design with on-chip calibration system," Transactions on Circuits and Systems I, vol. 53, no. 10, pp. 2157–2166, 2006. [Online]. Available: http://dx.doi.org/ 10.1109/TCSI.2006.883844
- [5] Z. Y. Chang, D. Haspelslagh, J. Verfaillie, "A highly linear CMOS Gm-C band-pass filter with on-chip frequency tuning," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 388–397, 1997. [Online]. Available: http://dx.doi.org/10.1109/4.557637
- [6] Gh. Z. Fatin, Z. D. K. Kanani, "Very low power band-pass filter for low-IF applications," Journal Circuits, Systems and Computers, vol. 17, no. 4, pp. 685–701, 2008. [Online]. Available: http://dx.doi.org/10.1142/S0218126608004496
- [7] G. S. Jovanovic, D. B. Mitic, M. K. Stojcev, D. S. Antic, "Self-tuning biquad band-pass filter," Journal Circuits, Systems and Computers, vol. 22, no. 3, pp. 1–19, 2013. [Online]. Available: http://dx.doi.org/ 10.1142/S0218126613500084
- [8] J. Choi, D. Im, K. Lee, "A self-tuned balun-LNA with differential imbalance correction and blocker filtering," IEEE Microwave and Wireless Components Letters, vol. 21, no. 12, pp. 673–675, 2011. [Online]. Available: http://dx.doi.org/10.1109/LMWC.2011.2170670
- [9] N. Ahsan, J. Dabrowski, A. Ouacha, "A self-tuning technique for optimization of dual band LNA," in Proceedings of the 1st European Wireless Technology Conference, Amsterdam (Nederland), pp. 178– 181, 2008.
- [10] S. Toofan, A. R. Rahmati, A. Abrishamifar, G. Roientan Lahiji, "A low-power and high-gain fully integrated CMOS LNA," Microelectronics Journal, vol. 38, no. 12, pp. 1150–1155, 2007. [Online]. Available: http://dx.doi.org/10.1016/j.mejo.2007.10.001
- [11] D. K. Shaeffer, T. H. Lee, "A 1.5-V, 1.5-GHz CMOS low noise amplifier," IEEE Journal Solid-State Circuit, vol. 32, no. 5, pp. 745–759, 1997. [Online]. Available: http://dx.doi.org/10.1109/4.568846
- [12] D. J. Cassan, J. R. Long, "A 1-V transformer-feedback low-noise amplifier for 5-GHz wireless LAN in 0.18- m CMOS," IEEE Journal Solid-State Circuits, vol. 38, no. 3, pp. 427–435, 2003. [Online]. Available: http://dx.doi.org/10.1109/JSSC.2002.808284
- [13] P. Leroux, M. Steyaert, LNA-ESD co-design for fully integrated CMOS wireless receivers. Dordrecht: Springer, 2005.
- [14] IHP-Microelectronics, SiGe:C BiCMOS technologies for MPW & prototyping. [Online] Cited 2013-08-30. Available at: http://www.ihp-microelectronics.com/en/services/mpw-prototyping/sigec-bicmostechnologies.html.
- [15] H. K. Khalil, Nonlinear Systems. Upper Saddle River NJ: Prentice Hall, 1996.