Igor Zoran Stojanovic, Goran Lj Djordjevic

DOI Number
First page
Last page


Deflection routing, where port-contentions in routers are resolved by intentionally misrouting some of packets along unwanted directions instead of storing them, has been proposed as a promising approach for improving power and area efficiency of large-scale networks on chip (NoCs). However, at high network load, when packets are misrouted more frequently, the cost and energy benefits of this simple routing scheme are offset by the performance degradation. To address this problem, we propose a technique that uses small in-channel buffers to capture some of deflected packets before they take a misrouting hop. The captured packets are then looped-back to the routers where they suffered deflection and routed again. To improve the efficiency of this in-channel misrouting suppression scheme we also slightly modify the routing function of the deflection router by restricting the choice of productive directions for misrouted packets. Evaluations on synthetic traffic patterns show that the proposed misrouting suppression mechanism yields an improvement of 36.2% in network saturation throughput when implemented into the conventional deflection-routed network.


Network-on-chip, multi-core, deflection routing, misrouting suppression

Full Text:



W. J. Dally "Virtual-channel flow control", IEEE Trans. Parallel Distributed Syst., 1992, vol. 3, no. 2, pp. 194-205.

T. Bjerregaard, S. Mahadevan, "A survey of research and practices of network-on-chip", ACM Comput. Surv., vol 38, no. 1, 2006.

A. Kumar, P. Kundu, A. Singh, L. S. Peh and N. Jha, "A 4.6 Tbits/s 3.6 GHz single-cycle NOC router with a novel switch allocator in 65 nm CMOS", In Proc. of 25th International Conference on Computer Design, ICCD, 2007, pp. 63-70.

A. Kohler and M. Radetzki, "Fault-tolerant architecture and deflection routing for degradable NoC switches", In Proc. of the 3rd IEEE International Symposium on Networks-on-Chip, 2009, pp. 22–31.

G. Michelogiannakis, D. Sanchez, W.J. Dally, C. Kozyrakis, "Evaluating bufferless flow control for onchip networks", In Proc. of the 4th ACM/IEEE Int. Symposium on Networks-on-Chip, 2010, pp. 9-16.

T. Moscibroda and O. Mutlu, "A Case for Bufferless Routing in On-Chip Networks", In Proc. of the 36th annual international symposium on Computer architecture, ACM, New York, 2009, pp. 196-207.

C. Fallin, C. Craik and O. Mutlu, "CHIPPER: A low-complexity bufferless deflection router", In Proc. of the 17th International Symposium on High Performance Computer Architecture (HPCA), 2011, pp. 144–155.

C. Fallin, G. Nazario, X. Yu, K. Chang, R. Ausavarungnirun and O. Mutlu, "MinBD: MinimallyBuffered Deflection Routing for Energy-Efficient Interconnect", In Proc. of the 6th IEEE/ACM International Symposium on Networks on Chip, 2012, pp. 1-10. [9] I. Z. Stojanovic, M. D. Jovanovic and G. Lj. Djordjevic, "Dual-mode inter-router communication channel for deflection-routed networks-on-chip", The Journal of Supercomputing, Springer US, Published online: March 2015.

Y. Li, K. Mei, Y. Liu, N. Zheng, Yi Xu, "LDBR: Low-deflection bufferless router for cost-sensitive network-on-chip design", Microprocessors and Microsystems, 2014, vol. 38, no. 7, pp. 669-680.

M. Hayenga, "SCARAB: A single cycle adaptive routing and bufferless network”, In Proc. of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-42), 2009, pp. 244-254.

J. Jose, B. Nayak, K. Kumar and Muyam M, "DeBAR: Deflection based adaptive router with minimal buffering", In Proc. of the Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013, pp. 1583–1588.

C. Feng, J. Li, Z. Lu, A. Jantsch, M. Zhang, "Evaluation of Deflection Routing on Various NoC Topologies", In Proc. of IEEE 9th International Conference on ASIC (ASICON 2011), pp. 163-166.

Open SystemC Initiative. SystemC v2.1 Language Reference Manual, 2005.


  • There are currently no refbacks.

ISSN: 0353-3670 (Print)

ISSN: 2217-5997 (Online)

COBISS.SR-ID 12826626