Sanat Kr. Das, Bibek Chettri, Prasanna Karki, Bhakta Kunwar, Pronita Chettri, Bikash Sharma

DOI Number
First page
Last page


Standard Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) are gaining prominence in low-power nanoscale applications. This is largely attributed to their proximity to physical and thermal limits, rendering them a compelling option for energy-efficient electronic devices. In this study, we hypothesized that the high-κ HfO2 in a quasi-ballistic SiNW MOSFET acts as the gate dielectric. In this case, the data from the TCAD simulation and the model demonstrated exceptional agreement. The proposed model for a SiNW MOSFET with high-κ HfO2 exhibits a consistently increasing drain current, albeit with a smaller magnitude compared to a quasi-ballistic device (QBD). Additionally, it shows reduced mobility and decreased transconductance when considering the combined effects of scattering and temperature. As gate voltage increases, temperature-induced transconductance decline in SiNW MOSFETs becomes significant. Our method is suitable for modeling scattered SiNW MOSFETs with temperature effects, as TGF values are similar in the subthreshold region for both Near Ballistic and Scattered SiNW MOSFET models.


high-κ dielectric, MOSFET, nanowire, metal oxide, transconductance

Full Text:



A. Javey, H. Kim, M. Brink, Q. Wang, A. Ural, J. Guo, P. Mcintyre, P. Mceuen, M. Lundstrom and H. Dai, "High-κ dielectrics for advanced carbon-nanotube transistors and logic gates", Nat. Mater., vol. 1, pp. 241-246, 2002.

L. J. Lauhon, M. S. Gudlksen, D. Wang, and C. M. Lieber, "Epitaxial core-shell and core-multishell nanowire heterostructures", Nature, vol. 420, pp. 57-61, 2002.

P. F. Wang, K. Hilsenbeck, T. Nirschl, M. Oswald, C. Stepper, M. Weis, D. Schmitt-Landsiedel and W. Hansch, "Complementary tunneling transistor for low power application", Solid State Electron., vol. 48, pp. 2281-2286, 2004.

R. R. Vallabhuni, G. Yamini, T. Vinitha and S. Sanath Reddy, "Performance analysis: D-Latch modules designed using 18nm FinFET Technology", In Proceedings of the International Conference on Smart Electronics and Communication, ICOSEC, 2020, pp. 1169-1174.

Y. M. Niquet, H. Mera and C. Delerue, "Impurity-limited mobility and variability in gate-all-around silicon nanowires", Appl. Phys. Lett., vol. 100, pp. 153119, 2012.

Kajal, V.K. Sharma, "Design and Simulation of FinFET Circuits at Different Technologies", In Proceedings of the 6th International Conference on Inventive Computation Technologies, ICICT, 2021, pp.1-6.

S. Munjal, N. R. Prakash and J. Kaur, "Evolution of junctionless field effect transistors in semiconductor industry: a review", Int. J. Innov Sci Eng Technol., vol. 8, pp. 94-103, 2021.

J. Park, H. H. Nguyen, A. Woubit and M. Kim, "Applications of Field-Effect Transistor (FET)-Type Biosensors", Appl. Sci. Converg. Technol., vol. 23, pp. 61-71, 2014.

C. Li, F. Liu, R. Han and Y. Zhuang, "A Vertically Stacked Nanosheet Gate-All-Around FET for Biosensing Application", IEEE Access, vol. 9, pp. 63602-63610, 2021.

M. Y. Shen, B. R. Li and Y. K. Li, "Silicon nanowire field-effect-transistor based biosensors: From sensitive to ultra-sensitive", Biosens. Bioelectron., vol. 60, pp. 101-111, 2014.

X. Ding, B. Yang, H. Xu, J. Qi, X. Li and J. Zhang, "Low-temperature fabrication of IZO thin film for flexible transistors", Nanomater., vol. 11, pp. 25-52, 2021.

S. J. Choi, D. I. Moon, S. Kim, J. P. Duarte and Y. K. Choi, "Sensitivity of threshold voltage to nanowire width variation in junctionless transistors", IEEE Electron Device Lett., vol. 32, pp. 125-127, 2011.

M. M. Haque, M. H. Kabir and M. M. R. Adnan, "Analytical modelling and verification of potential profile of DG JLFET with and without stack oxide", Int. J. Electron., vol. 108, pp. 1-22, 2021.

H. Wang, W. H. Han, L. H. Ma, X. M. Li and F. H. Yang, "Quantum transport characteristics in single and multiple N-channel junctionless nanowire transistors at low temperatures", Chin. Phys. B, vol. 23, p. 088107, 2014.

M. Karbalaei, D. Dideban and H. Heidari, "Impact of high-k gate dielectric with different angles of coverage on the electrical characteristics of gate-all-around field effect transistor: A simulation study", Results Phys., vol. 16, p. 102823, 2020.

M. Zareiee, "A new architecture of the dual gate transistor for the analog and digital applications", AEU – Int. J. Electron. Commun., vol. 100, pp. 114-118, 2019.

M. S. Narula and A. Pandey, "Gate Engineered Silicon Nanowire FET with Coaxial Inner Gate for Enhanced Performance", Silicon, vol. 15, pp. 4217-4227, 2023.

D. Nagy, G. Indalecio, A. J. Garcia-Loureiro, M. A. Elmessary, K. Kalna and N. Seoane, "FinFET versus gate-all-around nanowire FET: Performance, scaling, and variability", IEEE J. Electron Devices Soc., vol. 6, pp. 332-340, 2018.

F. Alam, G. He, J. Yan and W. Wang, "All-Water-Driven High-k HfO2 Gate Dielectrics and Applications in Thin Film Transistors", Nanomater., vol. 13, p. 694, 2023.

K. Natori, "Compact modeling of ballistic nanowire MOSFETs", IEEE Trans. Electron. Dev., vol. 55, pp. 2877-2885, 2008.

B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C. Y. Yang, C. Tabery, C. Ho, Q. Xiang, T. J. King, J. Bokor, C. Hu, M. R. Lin and D. Kyser, "FinFET scaling to 10 nm gate length", In Proceedings of the Digest International Electron Devices Meeting, 2002, pp. 251-254.

N. F. Kosmani, F. A. Hamid and M. A. Razali, "Effects of high-k dielectric materials on electrical performance of double gate and gate-all-around MOSFET", Int. J. Integ. Eng., vol. 12, pp. 81-88, 2020.

L. Huang, Z. Jia, L. Kymissis and S. O’Brien, "High K capacitors and OFET gate dielectrics from self-assembled BaTiO3 and (Ba,Sr)TiO3 nanocrystals in the superparaelectric limit", Adv. Funct. Mater., vol. 20, pp. 6474-6484, 2010.

Y. Liu and Z. Li, "An analytical threshold voltage model of strained surrounding-gate MOSFETs", In Proceedings of the 11th International IEEE Conference on Solid-State and Integrated Circuit Technology (ICSICT), 2012, pp. 1-3.

S. K. Das, B. Chettri, P. Karki, P. Chettri, U. Deka and B. Sharma, "Analysis of certain electrical properties in Silicon nanowire field-effect transistors with high-κ HfO2 as gate dielectrics", In Proceedings of the IEEE International Conference of Electron Devices Society Kolkata Chapter (EDKCON), 2022, pp. 124-127.


  • There are currently no refbacks.

ISSN: 0353-3670 (Print)

ISSN: 2217-5997 (Online)

COBISS.SR-ID 12826626