Tatjana Pesic-Brdjanin

DOI Number
First page
Last page


Electric characteristics of devices in advanced CMOS technologies change over the time because of the impact of the ionizing radiation effects. Device aging is caused by cumulative contribution of generation of defects in the gate oxide and/or at the interface silicon-oxide. The concentration of these defects is time and bias-dependent values. Existing models include these effects through constant shift of voltage threshold. A method for including ionizing radiation effects in Spice models of MOS transistor and FiNFET, based on an auxiliary diode circuit using for derivation of values of surface potential, that also calculates the correction time-dependent voltage due to concentration of trapped charges, is shown in this paper.


Ionizing radiation effects, Trapped charges, Spice model, CMOS devices

Full Text:



N. S. Saks and M. G. Ancona, "Generation of interface states by ionizing radiation at 80K measured by charge pumping and subthreshold slope techniques," IEEE Trans. on Nucl. Sci., vol. 34, pp. 1348-1354, 1987.

I. Esqueda, H. Barnaby, "A defect-based compact modeling approach for the reliability of CMOS devices and integrated circuits," Solid-State Circuits, vol. 91, pp. 81-86, 2014.

V. Huard, CR. Parthasarathy, A. Guerin, E. Pion, "CMOS device design in reliability approach in advanced nodes," IEEE IRPS Conference, pp. 624-633, 2009.

V. Huard, "Two independent components modeling for negative bias temperature instability," IEEE IRPS Conference, pp. 32-42, 2010.

A.V. Sogoyan, A.S. Artamonov, A.Y. Nikiforov, D.V. Boychenko, "Method for integrated circuits total ionizing dose hardness testing based on combined gamma- and x-ray irradiation," Facta Universitatis, Series: Electronics and Energetics, vol. 27, no. 3, pp. 329-338, 2014.

H.J. Barnaby, M.L. McLain, I.S. Esqueda, V. Xiao Jie, "Modeling Ionizing Radiation Effects in Solid State Materials and CMOS Devices," IEEE Trans. on Circuits and Systems I, vol. 56, pp. 1870-1833, 2009.

D. Boychenko, O. Kalashnikov, A. Nikiforov, A. Ulanova, D. Bobrovsky, P. Nekrasov, “Total ionizing dose effects and radiation testing,” Facta Universitatis, Series: Electronics and Energetics, vol. 28, no. 1, pp. 153-164, 2015.

T.P. Ma and P.V. Dressendorfer, Ionizing Radiation Effects in MOS Devices and Circuits, New York: Wiley, 1989.

M.M. Pejovic, "P-Channel MOSFET as a sensor and dosimeter of ionizing radiation," Facta Universitatis, Series: Electronics and Energetics, vol. 29, no. 4, pp. 509-541, 2016.

T. Grasser, B. Kacter, W. Goes, T. Aichinger, "A twostage model for negative bias temperature instability," IEEE IRPS Conference, pp. 33-44, 2009.

J.P. Campbell, P.M. Lenahan, A.T. Krishnan, "NBTI: an atomic-scale defect perspective," IEEE IRPS Conference, pp. 442-447, 2006.

W. Wang, S. Yang, S. Bhardwaj, S. Vrudhula, F. Liu, Y. Cao, "The impact of NBTI effect on combinational circuit: Modeling, simulation and analysis," IEEE Trans. on VLSI Syst. vol. 18, pp. 173–83, 2010.

T. Pešić, N. Janković, "A Compact Non-Quasi-Static MOSFET Model Based on the Equivalent Non-Linear Transmission Line", IEEE Trans. on Computer-Aided-Design of Integrated Circuits and Systems, vol. 24, pp. 1550-1561, 2005.

N. Janković, T. Pešić, "Non-Quasi-Static Physics Based Circuit Model of Fully-Depleted Double-Gate SOI MOSFET", Solid-State Electronics, vol. 49, pp. 1086-1089, 2005.

G. A. Ausman and F. B. McLean, "Electron-hole pair creation energy in SiO2," Appl. Phys. Lett., vol. 26, pp. 173-177, 1975.

F. B. McLean and T. R. Oldham, "Basic Mechanisms of Radiation Effects in Electronic Materials and Devices," Harry Diamond Laboratories Technical Report, vol. HDL-TR, pp. 2129, 1987.

Esko Mikkola, "Hierarchical Simulation Method For Total Ionizing Dose Radiation Effects on CMOS- Mixed Signal Circuits", Doctorate Thesis, University Of Arizona, 2008.

F. B. McLean, "A framework for understanding radiation-induced interface states in SiO2 MOS structures," IEEE Trans. on Nucl. Sci., vol. 27, no. 6, pp. 1651-1657, Dec. 1980.

S. M. Sze, Semiconductor Devices, Physics and Technology, Wiley, New York, 2008.

A.S. Porret, J.-M. Sallese, C. Enz, "A Compact Non-Quasi-Static Extension of a Charge-Based MOS Model," IEEE Trans. on Electron Devices, vol. 48, pp. 1647-1654, 2001.

M. Miyake et al., "HiSIM-IGBT: A Compact Si-IGBT Model for Power Electronic Circuit Design," in IEEE Trans. on Electron Devices, vol. 60, no. 2, pp. 571-579, Feb. 2013.

G. Gildenblat et al., "PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit Simulation," in IEEE Trans. on Electron Devices, vol. 53, no. 9, pp. 1979-1993, Sept. 2006.

J. R. Brews, "A charge-sheet model of the MOSFET", Solid-State Electronics, vol. 21, pp. 345-355, 1978.

F. Van de Wiele, "A long channel MOSFET model," Solid-State Electronics, vol. 22, no. 12, pp. 991-997, 1979.

M. Miura-Mattausch, U. Feldman, A. Rahm, M. Bollu, D. Savignac, "Unified complete MOSFET model for analysis of digital and analog circuits", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, pp. 1-7, 1996.

J. Sleight, R. Rios, "A continuous compact MOSFET model for fully- and partially-depleted SOI devices", IEEE Trans. on Electron Devices, vol. 45, pp. 821-825, 1998.

S. Bolouki, M. Maddah, A. Afzali-Kusha, M. El Nokali, "A unified I-V model for PD/FD SOI MOSFETs with a compact model for floating body effects", Solid-State Electronics, vol. 47, pp. 1909-1915, 2003.

Nebojsa Jankovic, Tatjana Pesic-Brdjanin, "SPICE modeling of oxide and interface trapped charge effects in fully-depleted double-gate FinFETs", Springer Journal of Computational Electronics, vol. 14, no. 3, pp. 844-851, 2015.

Silvaco ATLAS User's Manual, http://www.silvaco.com, 2010.

CH Helms, EH Poindexter, "The Silicon–silicon-dioxide system: its microstructure and imperfections," Rep Progr Phys., vol. 57, pp. 791-852, 1994.

NH Thoan, K. Keunen, VV. Afanas’ev, A. Stesmans, "Interface state energy distribution and Pb defects at Si(110)/SiO2 interfaces: comparison to (111) and (100) silicon orientations," Journal of Appl. Phys., 2011; 109:013710.

J.-P. Colinge (Ed.), FinFETs and Other Multi-Gate Transistors, Springer, 2008.

H. Kukner, P. Weckx, P. Raghavan, B. Kaczer, F. Catthoor, Lauwereins R. van der Perre, G. Groeseneken, "BTI reliability from Planar to FinFET nodes," In Proc. of the 3rd Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale (MEDIAN'14), pp.11-14, 2014.

N. Paydavosi, S. Venugopalan, Y.S. Chauhan, J.P. Duarte, S. Jandhyala, A.M. Niknejad, C.C. Hu, "BSIM-SPICE Models Enable FinFET and UTB IC Designs," IEEE Access, vol. 1, pp. 201-215, 2013.

S. Yao, T.H. Morshed, D.D. Lu, S. Venugopalan, W. Xiong, C.R. Cleavelin, A. M. Niknejad, C. Hu, "Global parameter extraction for a multi-gate MOSFETs compact model," In Proc. of the IEEE International Conference on Microelectronic Test Structures (ICMTS), pp. 194-197, March 2010.

H R. Khan, D. Mamaluy, D. Vasileska, "Approaching Optimal Characteristics of 10-nm High-Performance Devices: A Quantum Transport Simulation Study of Si FinFET," IEEE Trans. on Electron Devices, vol. 55, no. 3, pp. 743-752, March 2008.

T. Pesic-Brdjanin and Nebojsa Janovic, "Sub-circuit model of fully-depleted double-gae FinFET including the effects of oxide and interface trapped charge", In Proceedings of the 16th edition of IEEE Region 8 EuroCon Conference, pp. 273-276, Salamanca, Spain, September 2015.

A. Ortiz-Conde, F.J. Garcia Sanchez, J.J. Liou, A. Cerdeira, M. Estrada, Y. Yue, "A review of recent MOSFET threshold voltage extraction methods," Microelectronics Reliability, vol. 42, pp. 583-596, 2002.

Yang-Kyu Choi, Daewon Ha, E. Snow, J. Bokor and Tsu-Jae King, "Reliability study of CMOS FinFETs," In Proc. of the IEEE International Electron Devices Meeting, 2003. IEDM '03, Washington, DC, USA, 2003, pp. 7.6.1-7.6.4.


  • There are currently no refbacks.

ISSN: 0353-3670 (Print)

ISSN: 2217-5997 (Online)

COBISS.SR-ID 12826626