MEMORY CHIPS AND UNITS RADIATION TOLERANCE DEPENDENCE ON SUPPLY VOLTAGE DURING IRRADIATION AND TEST

Andrey G. Petrov, Aleksandr Y. Nikiforov, Anna B. Boruzdina, Anastasia V. Ulanova, Andrey V. Yanenko

DOI Number
-
First page
131
Last page
140

Abstract


In this work we investigate the influence of various memory chips supply voltage on its sensitivity to the radiation environment. The main physical mechanisms responsible for radiation-induced degradation for nominal, increased, and decreased supply voltage values are discussed. It is demonstrated that, depending on supply voltage value during irradiation and subsequent testing, device's tolerance to data corruption effects in memory circuits, single event latch-up (SEL) and hard errors induced by ionizing radiation can vary significantly. We also give some recommendations for providing radiation tests.


Full Text:

PDF

References


P. Nekrasov, A. Demidov, O. Kalashnikov, “Functional checks of microprocessors during radiation tests”, Instruments and Experimental Techniques, 2009, v. 52, №2, pp. 196-199.

O. Kalashnikov, A. Demidov, A.Nikiforov, et. al, “Integrating analog-to-digital converter radiation hardness test technique and results”, IEEE Transactions on Nuclear Science, 1998, v. 45, №6(1), pp. 2611-2615.

A. Boruzdina, A. Ulanova, N. Grigor'ev, A. Nikiforov, “Radiation-induced degradation in the dynamic parameters of memory chips”, Russian Microelectronics, 2012, v. 41, №4, pp. 259-265.

O. Kalashnikov, “Statistical Variations of Integrated Circuits Radiation Hardness”, RADECS Proceedings, 2011, pp. 661-665.

O. Kalashnikov, “CMOS Integrated Circuits Total Dose Functional Upset Sensitivity to Operation Mode”, Proc. of the 4th Workshop on Electronics for LHC Experiments, 1998, Rome, Italy, pp. 484-485.

A. Kirgizova, A. Nikiforov, N. Grigor'ev, et. al, “Dominant mechanisms of transient-radiation upset in CMOS RAM VLSI circuits realized in SOS technology”, Russian Microelectronics, 2006, v. 35, №3, pp. 162-176.

A. Karakozov, O. Korneev, P. Nekrasov, et. al, “Bias conditions and functional test procedure influence on PowerPC7448 microprocessor TID tolerance”, RADECS Proceedings, 2013. pp. 1-2.

D. Bobrovsky, O. Kalashnikov, P.Nekrasov, “Functional control technique for FPGA total ionizing dose testing”, RADECS Proceedings, 2012., in press

O. Kalashnikov, A. Artamonov, A. Demidov, et. al, “ADC/DAC Radiation Test Technique”, Workshop Record 4th European Conf. "Radiations and Their Effects on Devices and Systems" (RADECS 97), 1997, Palm Beach-Cannes, France, pp. 56-60.

V. A. Marfin, P.V. Nekrasov, and I. O. Loskutov, “Connection of the parametric and functional control for TID testing of complex VLSI circuit,” in Proc. 14 th European Conf. on Radiation and its Effects on Components and Systems, RADECS-2015, Moscow; Russian Federation; Sept. 14 -18, 2015, article number 7365664.

I. O.Loskutov, A. B. Karakozov, P.V. Nekrasov, and A.Y. Nikiforov, “Automated radiation test setup for functional and parametrical control of 8-bit microcontrollers,” in Proc.2015 International Siberian Conference on Control and Communications, SIBCON 2015 Omsk; Russian Federation; May 21 -23, 2015, article number 7147128.

O. A. Kalashnikov, and A.Y. Nikiforov, “TID behavior of complex multifunctional VLSI devices,” In Proc. 29th Int. Conf. on Microelectronics, MIEL 2014, Belgrade, Serbia, May 2014, pp. 455-458.

Boychenko D., Kalashnikov O., Nikiforov A., Ulanova A., Bobrovsky D., Nekrasov P. «Total ionizing dose effects and radiation testing of complex multifunctional VLSI devices», Facta universitatis - series: Electronics and Energetics 2015 Volume 28, Issue 1, Pages: 153-164.

Sogoyan A., Artamonov A., Nikiforov A., Boychenko D. «Method for integrated circuits total ionizing dose hardness testing based on combined gamma- and x-ray irradiation facilities», Facta universitatis - series: Electronics and Energetics 2014 Volume 27, Issue 3, Pages: 329-338

T. R. Oldham and F. B. McLean " Total Ionizing Dose Effects in MOS Oxides and Devices ", IEEE Transaction on nuclear science , Vol. 50, No. 3, June 2003.

A. I. Chumakov, A. L. Vasil'ev, A. A. Kozlov, D. O. Kol'tov, A. V. Krinitskii, A. A. Pechenkin, A. S. Tararaksin, and A. V. Yanenko, “Single-event-effect prediction for ICs in a space environment,” Russian Microelectronics, vol. 39, no. 2, pp. 74-78, 2010.

A. I. Chumakov, A. A. Pechenkin, D. V. Savchenkov, A. S. Tararaksin, A. L. Vasil'ev, and A. V. Yanenko, “Local laser irradiation technique for SEE testing of ICs,”in Proc. 12th European Conf. on Radiation and its Effects on Components and Systems, RADECS-2011, Sevilla; Spain; Sept. 19 -23, 2011, pp. 449-453

A. I. Chumakov, “Evaluation of multibit upsets in integrated circuits under heavy charged particles,” Russian Microelectronics, vol. 43, no. 2, 2014, pp. 91-95.

A. B. Boruzdina, A. V. Ulanova, A.G. Petrov, V. A. Telets, P. Reviriego and J. A. Maestro, “Verification of SRAM MCUs calculation technique for experiment time optimization,” in Proc. 14 th European Conf. on Radiation and its Effects on Components and Systems, RADECS-2013, Oxford; United Kingdom; Sept. 23 -27, article number 6937393.

D. V. Savchenkov, A. I. Chumakov, A.G. Petrov, A. A. Pechenkin, A.N. Egorov, O. B. Mavritskii, and A. V. Yanenko, “Study of SEL and SEU in SRAM using different laser techniques” in Proc. 14 th European Conf. on Radiation and its Effects on Components and Systems, RADECS-2013, Oxford; United Kingdom; Sept. 23 -27, article number 6937411.

Z. Zhang et al., "Supply voltage dependence of single event upset sensitivity in diverse SRAM devices," 2014 10th International Conference on Reliability, Maintainability and Safety (ICRMS), Guangzhou, 2014, pp. 114-119.

Barak, J.; Levinson, J.; Akkerman, A.; Adler, E.; Zentner, A.; David, D.; Lifshitz, Y.; Hass, M.; Fischer, B.E.; Schlogl, M.; Victoria, M.; Hajdas, W., "Scaling of SEU mapping and cross section, and proton induced SEU at reduced supply voltage," Nuclear Science, IEEE Transactions on , vol.46, no.6, pp.1342,1353, Dec. 1999

Hazucha, P.; Johansson, K.; Svensson, C., "Neutron induced soft errors in CMOS memories under reduced bias," Nuclear Science, IEEE Transactions on , vol.45, no.6, pp.2921,2928, Dec 1998

A. G. Petrov, A. L. Vasil'ev, A.V. Ulanova, A. I. Chumakov, and A.Y. Nikiforov, “Flash memory cells data loss caused by total ionizing dose and heavy ions,” Central European Journal of Physics, vol. 12, no. 10, pp. 725-729, 2014.

G. Boselli, V. Reddy and C. Duvvury, "Latch-up in 65nm CMOS technology: a scaling perspective," 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual., 2005, pp. 137-144.

R. Koga, S. J. Hansel, W. R. Crain, K. B. Crawford, S. D. Pinkerton, and J. Quan, “Single Event Upset and Latchup Considerations for CMOS Devices Operated at 3.3 Volts”, Aerospace report no. TR-94(4940)-9, 1995.


Refbacks

  • There are currently no refbacks.


ISSN: 0353-3670