PARALLEL OVERLOADED CDMA CROSSBAR FOR NETWORK ON CHIP

Ashok Kumar K, Dananjayan P

DOI Number
FUEE1901105K
First page
105
Last page
118

Abstract


For high performance of Network on Chip (NoC), Code Division Multiple Access (CDMA) technique is used recently due to its fixed communication delay, reduced area utilisation and low power consumption. The CDMA system uses Walsh based spreading code which improves the bandwidth efficiency. On the contrary, it is not effective when the number of nodes present in the system increases. Overloaded CDMA (OCDMA) is presented for such large network systems. In this paper, OCDMA crossbar is modified and advanced with parallel encoding and decoding operation using orthogonal gold codes for improving the speed of crossbar thereby obtaining high performance in NoC switch. A modified crossbar consisting of extra processing elements is used to enhance the performance of NoC based System on Chip (SoC) system. This work is simulated on Xilinx tool and implemented in Vertex-6 (XC6VLX760) Field Programmable Gate Array (FPGA) device. The proposed work is implemented for four ports, eight ports and sixteen ports with deterministic X-Y routing algorithm in 3 3 NoC design with mesh topology. This NoC switch shows 9.79% improvement in delay and shows 20.76% improvement in power consumption when compared to the existing CDMA NoCs for 8 bit data packet.


Keywords

CDMA, Gold code, NoC, Arbiter, FIFO buffer, FPGA.

Full Text:

PDF

References


International Technology Roadmap for Semiconductors 2012(www.itrs.net).

M. C. Chiang, G. S. Sohi, “Evaluating design choices for shared Bus multiprocessors in a throughput oriented environment,” IEEE Transactions on Computers, vol. 41, no. 3, pp. 297-317, March 1992.

D. Sigüenza-Tortosa, T. Ahonen, and J. Nurmi, “Issues in the development of a practical NoC: The Proteo concept,” Integretion the VLSI Journal, vol. 38, no. 1, pp. 95–105, October 2004.

T. Bjerregaard and S. Mahadevan, “A survey of research and practices of network-on-chip,” ACM Computing Surveys, vol. 38, no. 1, pp.1-50, March 2006.

S. A. Hosseini, O. Javidbakht, P. Pad, and F. Marvasti, “A review on synchronous CDMA systems: Optimum overloaded codes, channel capacity, and power control,” EURASIP Journal of Wireless Communications Networking, vol. 1, pp. 1-22, December 2011.

L. Benini and D. Bertozzi, “Xpipes: A network-on-chip architecture for gigascale systems-on-chip,” IEEE Circuits and Systems Magazine, vol. 4, no. 2, pp. 18-31, September 2005.

D. Kim, M. Kim, and G. E. Sobelman, “CDMA-based network-on-chip architecture,” In Proceedings of the IEEE Asia-Pacific Conference Circuits Systems, December 2004, pp. 137-140.

X. Wang, T. Ahonen, and J. Nurmi, “Applying CDMA technique to network-on-chip,” IEEE Transactions on Very Large Scale Integration Systems, vol. 15, no. 10, pp. 1091-1100, October 2007.

J. Kim, I. Verbauwhede, and M.-C. F. Chang, “Design of an interconnect architecture and signaling technology for parallelism in communication,” IEEE Transactions on Very Large Scale Integration Systems, vol. 15, no. 8, pp. 881-894, August 2007.

T. Nikolic, M. Stojcev, and G. Djordjevic, “CDMA bus-based onchip interconnect infrastructure,” Microelectrons Reliability, vol. 49, no. 4, pp. 448-459, April 2009.

B. Halak, T. Ma, and X. Wei, “A dynamic CDMA network for multicore systems,” Microelectrons Journal, vol. 45, no. 4, pp. 424-434, April 2014.

J. Wang, Z. Lu and Y. Li, “A New CDMA Encoding/Decoding Method for on-Chip Communication Network,” IEEE Transactions on Very Large Scale Integration Systems, vol. 24, no. 4, pp. 1607-1611, April 2016.

K. E. Ahmed, R. Rizkand M. M. Farag, “Overloaded CDMA crossbar for Network on Chip,” IEEE Transactions on Very Large Scale Integration Systems, vol. 25, no. 6, pp. 1842-1855, January 2017.

L. Hanzo and T. Keller, “OFDM and MC-CDMA: A Primer,” © 2006 John Wiley & Sons, Ltd. ISBN: 0-470-03007-0, 2006.

R. Kumar and A. Gordon-Ross, “MACS: A Highly Customizable Low-Latency Communication Architecture,” IEEE Transactions on Parallel and Distributed Systems, vol. 27, no. 1, pp. 237-249, January 2016.

A. K. K, P. D., “A Survey for Silicon on Chip Communication”, Indian Journal of Science and Technology, vol. 10, no. 1, January 2017.


Refbacks

  • There are currently no refbacks.


ISSN: 0353-3670