Rafal Dlugosz, Andrzej Rydlewski, Tomasz Talaśka

DOI Number
First page
Last page


In this paper we propose novel, binary-tree, asynchronous, nonlinear filters suitable for signal processing realized at the transistor level. Two versions of the filter have been proposed, namely the dilatation (Max) and the erosion (Min) one. In the proposed circuits an input signal (current) is sampled in a delay line, controlled by a multiphase clock. In the subsequent stage particular samples are converted to 1-bit digital signals with delays proportional to the values of these samples. In the last step the delays are compared in digital binary-tree structure in order to find either the Min or the Max value, depending on which filter is used. Both circuits have been simulated in the TSMC CMOS 0.18μm technology. To make the results reliable we applied the corner analysis procedure. The circuits were tested for temperatures ranging from -40 to 120ºC, for different transistor models and supply voltages. The circuits offer a precision of about 99% at a typical detection time of 20 ns (for the Max filter) and 100 ns for the Min filter (the worst case scenario). The energy consumed per one input during a single calculation cycle equals 0.32 and 1.57 pJ, for the Max and Min filters, respectively.

Full Text:



Vemis M., Economou G., Fotopoulos S., Khodyrev A., "The Use of Boolean Functions and Logical Operations for Edge Detection in Images", Signal Processing, 1995, Vol. 45, 161-172

R.A.Araujo, A.L.I.Oliveira, S. Soares, S. Meira, "Designing Dilation-Erosion Perceptrons with Di_erential Evolutionary Learning for Air Pressure Forecasting", International Joint Conference on Neural Networks, 2011, San Jose, California, USA, pp.595-602

P.T. Jackway, M. Deriche, "Scale-Space Properties of the Multiscale Morphological Dilation-Erosion", IEEE Transactions on Pattern Analysis and Machine Intelligence, 1996,Vol. 18, No. 1, pp.38-51

Joseph (Yossi) Gil and Ron Kimmel, "Efficient dilation, erosion, opening, and closing algorithms", IEEE Transactions on Pattern Analysis and Machine Intelligence, Vol. 24,Iss. 12, December 2002, pp.1606-1617

Sophocles J. Orfanidis, "Introduction to Signal Processing", previously published by Pearson Education, Inc. 1996-2009 by Prentice Hall, Inc. Previous ISBN 0-13-209172-0

W. W. Moses, E. Beuville, M. H. Ho, "A Winner-Take-All IC for determining the crystal of interaction in PET detectors", IEEE Transactions on Nuclear Science, Vol. 43, No. 3, 1996, pp.1615-1618

A. Demosthenous, S. Smedley, J. Taylor, "A CMOS analog Winner-Takes-All network for large-scale applications", IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol. 45, No. 3, 1998, pp.300-304.

J. Ramirez-Angulo, J.E. Molinar-Solis, S. Gupta, R. G. Carvajal, A. J. Lopez-Martin, "A high-swing, high-speed CMOS WTA using differential flipped voltage followers", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol.54, No. 8, 2007, pp.668-672.

T. Serrano, B. Linares-Barranco, "A modular current-mode high-precision winner-take-all circuit", IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 42, No. 2, 1995, pp.132-134.

K. Wawryn, B. Strzeszewski, "Current mode AB class WTA circuit", The IEEE International Conference on Electronics, Circuits and Systems (ICECS)", 2001, pp. 293-296.

G. T. Tuttle, S. Fallahi, A. A. Abidi, "An 8-b CMOS vector A/D converter", IEEE International Solid-State Circuit Conference (ISSCC), San Francisco, USA, 1993, pp. 38-39

R. Długosz, T. Talaśka, R.Wojtyna, "New binary-tree-based Winner-Takes-All circuit for learning on silicon Kohonen's networks", Int. Conf. on Signals and Electronic Systems (ICSES), Lódź, Poland, 2006, pp. 441-446

[B. Tomatsopoulos, A. Demosthenous, "Low power, low complexity CMOS multiple-input replicating current comparators and WTA/LTA circuits", European Conference on Circuit Theory and Design (ECCTD), Vol. 3, No. 28, Cork, Ireland, 2005, pp. 241-244.


  • There are currently no refbacks.

ISSN: 0353-3670 (Print)

ISSN: 2217-5997 (Online)

COBISS.SR-ID 12826626