Dmitry Osipov, Aleksandr Gusev, Vitaly Shumikhin, Steffen Paul

DOI Number
First page
Last page


The successive approximation register (SAR) analog-to-digital converter (ADC) is currently the most popular type of ADC architecture, owing to its power efficiency. They are also used in multichannel systems, where power efficiency is of high importance because of the large number of simultaneously working channels. However, the SAR ADC architecture is not the most area efficient. In SAR ADCs, the binary weighted capacitive digital-to-analog converter (DAC) is used, which means that one additional bit of resolution costs double the increase of area. Oversampling and noise shaping are methods that allow an increase in resolution without an increase of area. In this paper we present the new SAR ADC architectures with a noise shaping. A first-order noise transfer function (NTF) with zero located nearly at one can be achieved. We propose two modifications of the architecture: with zero-only NTF and with the NTF with additional pole. The additional pole theoretically increases the efficiency of noise shaping to further 3 dB. The architectures were applied to the design of SAR ADCs in a 65 nm complementary metal-oxide semiconductor (CMOS) with OSR equal to 10. A 6-bit capacitive DAC was used. The proposed  architectures  provide nearly 4 additional bits in ENOB. The equalent input bandwitdth is equal to 200 kHz with the sampling rate equal to 4 MS/s.


SAR ADC, Noise Shaping, FoM.

Full Text:



M. Liu, P. Harpe, R. van Dommele and A. van Roermund, "15.4 A 0.8V 10b 80kS/s SAR ADC with duty-cycled reference generation," In Digest of Technical Papers of the IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, 2015, pp. 1-3.

D. Osipov and Y. Bocharov, "Behavioral model of split capacitor array DAC for use in SAR ADC design," In Proceedings of the 8th Conference on Ph.D. Research in Microelectronics & Electronics, PRIME 2012, Aachen, Germany, 2012, pp. 1-4.

J. Shen, A. Shikata, A. Liu, B. Chen and F. Chalifoux, "A 12-Bit 31.1- µW 1-MS/s SAR ADC With On-Chip Input-Signal-Independent Calibration Achieving 100.4-dB SFDR Using 256-fF Sampling Capacitance," IEEE Journal of Solid-State Circuits, vol. 54, no. 4, pp. 937-947, April 2019.

J. Guerber, H. Venkatram, M. Gande, A. Waters and U. Moon, "A 10-b Ternary SAR ADC With Quantization Time Information Utilization," IEEE Journal of Solid-State Circuits, vol. 47, no. 11, pp. 2604-2613, November 2012.

D. Osipov and St. Paul, "Two advanced energy-back SAR ADC architectures with 99.21 and 99.37% reduction in switching energy", Analog Integrated Circuits and Signal Processing, vol. 87, no. 1, pp. 81-91, 2016.

D. Osipov and S. Paul, "Two-step monotonic switching scheme for low-power SAR ADCs," In Proceedings of the 15th IEEE International New Circuits and Systems Conference (NEWCAS), Strasbourg, 2017, pp. 205-208.

M. Shahghasemi, R. Inanlou, M. Yavari, "An error-feedback noise-shaping SAR ADC in 90 nm CMOS", Analog Integr Circ Sig Process, vol 81, pp. 805-814, 2014.

W. Guo and N. Sun, "A 12b-enob 61μw noise-shaping sar adc with a passive integrator", In Proceedings of the ESSCIRC Conference, 2016, vol. 42, pp. 405-408.

A. Fredenburg and M. P. Flynn, "A 90-ms/s 11-mhz-bandwidth 62-db sndr noise-shaping sar adc, " IEEE Journal of Solid-State Circuits, vol. 47, no. 12, pp. 2898-2904, December 2012.

Z. Chen, M. Miyahara, and A. Matsuzawa, "A 9.35-enob, 14.8 fj/conv.- step fully-passive noise-shaping sar adc, " IEICE Transactions on Electronics, vol. 99, no. 8, pp. 963-973, 2016.

D. Osipov, A. Gusev, S. Paul, "First Order Fully Passive Noise-Shaping SAR ADC Architecture with NTF Zero Close to One," In Proceedings of the 17th IEEE International New Circuits and Systems Conference (NEWCAS), Munich, 2019. (not published yet)

D. Osipov, A. Gusev, V. Shumikhin, S. Paul, "SAR ADC Architecture with Fully Passive Noise Shaping", In Proceedings of the IEEE 31th International Conference on Microelectronics (MIEL), Nis, 2019, 219-222.

Z. Chen, M. Miyahara and A. Matsuzawa, "A 9.35-ENOB, 14.8 fJ/conv.-step fully-passive noise-shaping SAR ADC," In Proceedings of the 2015 Symposium on VLSI Circuits (VLSI Circuits), Kyoto, 2015, pp. C64-C65.

Liu, S. Chang, G. Huang and Y. Lin, "A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure," IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 731-740, April 2010.

R. Inanlou and M. Yavari, "A simple structure for noise-shaping sar adc in 90 nm cmos technology, " AEU-International Journal of Electronics and Communications, vol. 69, no. 8, pp. 1085-1093, 2015.

D. Osipov, H. Lange, St. Paul, "Energy-efficient CMOS delay line with self-supply modulation for low-power SAR ADCs", International Journal of Electronics, Published online: 06 September 2019.


  • There are currently no refbacks.

ISSN: 0353-3670 (Print)

ISSN: 2217-5997 (Online)

COBISS.SR-ID 12826626