Sankit R Kassa, Neeraj Kumar Misra, Rajendra Nagaria

DOI Number
First page
Last page


Reduction in leakage current has become a significant concern in nanotechnology-based low-power, low-voltage, and high-performance VLSI applications. This research article discusses a new low-power circuit design the approach of FORTRAN (FORced stack sleep TRANsistor), which decreases the leakage power efficiency in the CMOS-based circuit outline in VLSI domain. FORTRAN approach reduces leakage current in both active as well as standby modes of operation. Furthermore, it is not time intensive when the circuit goes from active mode to standby mode and vice-versa. To validate the proposed design approach, experiments are conducted in the Tanner EDA tool of mentor graphics bundle on projected circuit designs for the full adder, a chain of 4-inverters, and 4-bit multiplier designs utilizing 180nm, 130nm, and 90nm TSMC technology node. The outcomes obtained show the result of a 95-98% vital reduction in leakage power as well as a 15-20% reduction in dynamic power with a minor increase in delay. The result outcomes are compared for accuracy with the notable design approaches that are accessible for both active and standby modes of operation.


FORTRAN approach, Submicron region, Standby and Active modes of operation, Power optimization, Sub-threshold leakage current

Full Text:



B. K. Bhoi, N. K. Misra and M. Pradhan, "Novel robust design for reversible code converters and binary incrementer with quantum-dot cellular automata", Intelligent Computing and Information and Communication, Singapore, Springer, 2018, pp. 195-205.

A. Kumar and R. K. Nagaria, "A new process variation and leakage-tolerant domino circuit for wide fan-in OR gates" Analog Integr. Circuits Signal Process., vol. 102, no. 1, pp. 9-25, January 2020.

A. P. Shah, V. Neema, S. Daulatabad and P. Singh, "Dual threshold voltage and sleep switch dual threshold voltage DOIND approach for leakage reduction in domino logic circuits", Microsyst. Technol., vol. 25, no. 5, pp. 1639-1652, May 2019.

H. G. Ko, W. Bae, G. S. Jeong and D. K. Jeong, "Reference spur reduction techniques for a phase-locked loop", IEEE Access, vol. 7, pp. 38035-38043, March 2019.

A. Tajalli and Y. Leblebici, "Leakage current reduction using subthreshold source-coupled logic", IEEE Trans. Circuits Syst. II: Express Briefs, vol. 56, no. 5, pp. 374-378, May 2009.

A. N. Bahar, S. Waheed and N. Hossain, "A new approach of presenting reversible logic gate in nanoscale", SpringerPlus, vol. 4, no. 1, pp. 1-7, March 2015.

J. W. Chun and C. Y. R. Chen, "Leakage power reduction using the body bias and pin reordering technique", IEICE Electron. Express, vol. 13, p. 20151052, February 2016.

A. K. M. Mahfuzul Islam and H. Onodera, "Circuit Techniques for Device-Circuit Interaction toward Minimum Energy Operation", IPSJ Trans. Syst. LSI Design Methodology, vol. 12, pp. 2-12, February 2019.

S. Balaji Ramakrishna, A. M. Alur, M. S. Navya, N. Sudhakar and A. Kumar, "Inconstant Threshold Keeper & Footer Mirror (ITKFM) Technique for Wide Fan-In Domino Logic Gates", In Proceedings of the 3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), 2018, pp. 131-137.

D. Rossi, V. Tenentes, S. Yang, S. Khursheed and B.M. Al-Hashimi, "Reliable power gating with NBTI aging benefits", IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 24, no. 8, pp. 2735-2744, August 2016.

W. W. Kai, N. B. Ahmad and M.H. Bin Jabbar, "Variable Body Biasing (VBB) based VLSI Design Approach to Reduce Static Power", Int. J. Electri. Comput Eng., vol. 7, no. 6, pp. 2088-8708, December 2017.

B. J. Sheu and D. L. Scharfetter, P. K. Ko, M. C. Jeng, "BSIM: Berkeley short-channel IGFET model for MOS transistors", IEEE J. Solid-State Circuits, vol. 22, no. 4, pp. 308-331, August 1987.

C. Goyal, J. S. Ubhi and B. Raj, "A Reliable Leakage Reduction Technique for Approximate Full Adder with Reduced Ground Bounce Noise", Math. Probl. Eng., vol. 2018, December 2018.

R. Singh and S. Akashe, "Modeling and analysis of low power 10 T full adder with reduced ground bounce noise", J. Circuits, Syst. Comput., vol. 23, no. 01, p. 1450005, January 2014.

S. Gupta, K. Gupta, B.H. Calhoun, N. Pandey, "Low-power near-threshold 10T SRAM bit cells with enhanced data-independent read port leakage for array augmentation in 32-nm CMOS", IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 66, no. 3, pp. 978-988, March 2019.

H. Jeon, Y. Bin Kim and M. Choi, "Standby leakage power reduction technique for nanoscale CMOS VLSI systems", IEEE Trans. Instrum. Meas., vol. 59, no. 5, pp. 1127-1133, May 2010.

N. Hanchate and N. Ranganathan, "A new technique for leakage reduction in CMOS circuits using self-controlled stacked transistors", In Proceedings of the 17th IEEE International Conference on VLSI Design, 2004, pp. 228-233.

P. Upadhyay, R. Kar, D. Mandal and S. P. Ghoshal, "A design of low swing and multi threshold voltage based low power 12T SRAM cell", Comput. Electr. Eng., vol. 45, pp. 108-121, July 2015.

J. Tonfat, G. Flach and R. Reis, "Leakage current analysis in static CMOS logic gates for a transistor network design approach", In Proceedings of the 26th IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), 2016, pp. 107-113.

H. P. Rajani and S. Y. Kulkarni, "LPSR: Novel Low Power State Retention Technique for CMOS VLSI Design", Int. J. Comput. Appl., vol. 51, no. 18, August 2012.

S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu and J. Yamada, "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS", Low-Power CMOS Design, Wiley-IEEE Press, 1998, pp. 86–92.

N. Hanchate and N. Ranganathan, "LECTOR: a technique for leakage reduction in CMOS circuits", IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 2, pp. 196-205, February 2004.

J. C. Park and V. J. Mooney, "Sleepy stack leakage reduction", IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 11, pp. 1250-1263, November 2006.

V. K. Sharma, M. Pattanaik and B. Raj, "ONOFIC approach: low power high speed nanoscale VLSI circuits design", Int. J. Electron., vol. 101, no. 1, pp. 61-73, March 2013.


  • There are currently no refbacks.

ISSN: 0353-3670 (Print)

ISSN: 2217-5997 (Online)

COBISS.SR-ID 12826626