ON DESIGN OF SELF-TUNING ACTIVE FILTERS

Darko Mitić, Goran Jovanović, Mile Stojčev, Dragan Antić

DOI Number
https://doi.org/10.22190/FUACR2001059M
First page
059
Last page
085

Abstract


In this paper, we present one approach in design of self-tuning all-pass, band-pass, low-pass and notch filters based on phase control loops with voltage-controlled active components and analyze their stability as well. The main idea is to vary signal delay of the filter and in this way to achieve phase correction. The filter phase characteristics are tuned by varying the transconductance of the operational transconductance amplifier or capacitance of an MOS varicap element, which are the constituents of filters. This approach allows us to implement active filters with capacitance values of order of pF, making the complete filter circuit to be amenable for realization in CMOS technology. The phase control loops are characterized by good controllable delay over the full range of phase and frequency regulation, high stability, and short settling (locking) time. The proposed circuits are suitable for implementation as a basic building RF function block, used in phase and frequency regulation, frequency synthesis, clock generation recovery, filtering, selective amplifying etc.

Keywords

all-pass filter, band-pass filter, low-pass filter, notch filter, low-noise amplifier, operational transconductance amplifier, phase synchronizer, channel selector, phase control loop, stability analysis

Full Text:

PDF

References


F. Dülger, E. Sánchez-Sinencio, J. Silva-Martínez, “A 1.3-V 5-mW fully integrated tunable bandpass filter at 2.1 GHz in 0.35-m CMOS”, IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 918-928, 2003. [Online]. Available: http://dx.doi.org/10.1109/JSSC.2003.811867

Gh. Z Fatin, Z. D. K Kanani, “Very low power band-pass filter for low-IF applications”, J. Circuits, Systems and Computers, vol. 17, no. 4, pp. 685-701, 2008. [Online]. Available: http://dx.doi.org/10.1142/

S0218126608004496

D. Chamia, A. Kaiser, A. Cathelin, D. Belot, “A gm–C low-pass filter for zero-IF mobile applications with a very wide tuning range”, IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1443-1450, 2005. [Online]. Available: http://dx.doi.org/10.1109/JSSC.2005.847274

H. Yamazaki, K. Oishi, K. Gotoh, “An accurate center frequency tuning scheme for 450-kHz CMOS gm-C bandpass filters”, IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1691-1697, 1999. [Online]. Available: http://dx.doi.org/10.1109/4.808894

H. Voorman, H. Veenstra, “Tunable high-frequency gm-C filters”, IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1097-1108, 2000. [Online]. Available: http://dx.doi.org/10.1109/4.859498

S. Solís-Bustos, J. Silva-Martínez, F. Maloberti, E. Sánchez-Sinencio, “A 60-dB dynamic-range CMOS sixth-order 2.4-Hz low-pass filter for medical applications”, IEEE Trans. CAS – II, vol. 47, no. 12, pp. 1391-1398, 2000. [Online]. Available: http://dx.doi.org/10.1109/82.899631

X. Qian, Y. P. Xu, X. Li, “A CMOS continuous-time low-pass notch filter for EEG Systems”, Analog Integrated Circuits and Signal Processing, vol. 44, no. 3, pp. 231-238, 2005. [Online]. Available: https://doi.org/10.1007/s10470-005-3007-x

Z. Y. Chang, D. Haspelslagh, J. Verfaillie, “A highly linear CMOS Gm-C band-pass filter with on-chip frequency tuning”, IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 388-397, 1997. [Online]. Available: http://dx.doi.org/10.1109/4.557637

R. Dobkin, R. Ginosar, ”Fast universal synchronizers”, Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers, L. Svensson and J. Monteiro, Eds., Lecture Notes in Computer Science, vol 5349. Springer, Berlin, Heidelbergvol. 5349, pp. 199-208, Springer, 2009. [Online]. Available: https://doi.org/10.1007/978-3-540-95948-9_20

J. W. M. Rogers, C. Plett, “A 5-GHz radio front-end with automatically Q-tuned notch filter and VCO”, IEEE J. Solid-State Circuits, vol. 38, no. 9, pp. 1547-1554, 2003. [Online]. Available: http://dx.doi.org/10.1109/

JSSC.2003.815915

G. S. Jovanović, D. B. Mitić, M. K. Stojčev, D. S. Antić,”Phase-synchronizer based on gm–C all–pass filter chain“, Advances in Electrical and Computer Engineering, vol. 12, no. 1, pp. 39-44, 2012. [Online]. Available: http://dx.doi.org/10.4316/AECE.2012.01007

G. S. Jovanović, D. B. Mitić, M. K. Stojčev, D. S. Antić, “Self-tuning biquad band-pass filter”, J. Circuits, Systems and Computers, vol. 22, no. 3, pp. 1-19, 2013. [Online]. Available: http://dx.doi.org/10.1142/

S0218126613500084

G. S. Jovanović, D. B. Mitić, M. K. Stojčev, D. S. Antić, “Self-tuning low-noise amplifier”, Facta Universitatis, Series: Automatic Control and Robotics, vol. 12, no. 2, pp. 139-145, 2013. [Online]. Available: http://casopisi.junis.ni.ac.rs/index.php/FUAutContRob/article/view/52

G. S. Jovanović, D. B. Mitić, M. K. Stojčev, D. S. Antić, "Self-tuning OTA-C notch filter with constant Q-factor", J. of Circuits, Systems and Computers, vol. 25, no. 5, 2016. [Online]. Available: http://dx.doi.org/10.1142/S0218126616500456

C. Yoo, S.-W. Lee, W. Kim, “A ±1.5-V, 4-MHz CMOS continuous-time filter with a single-integrator based tuning”, IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 18-27, 1998. [Online]. Available: http://dx.doi.org/

1109/4.654933

J. Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques”, IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723-1732, 1996. [Online]. Available: http://dx.doi.org/10.1109/JSSC.

542317

Y. Moon, J. Choi, K. Lee, D.-K. Jeong and M.-K. Kim, “An all-analog multiphase DLL using a replica delay line for wide-range operation and low-jitter performance”, IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 377-384, 2000. [Online]. Available: http://dx.doi.org/10.1109/4.826820

M. K. Stojčev, G. S. Jovanović, “Clock aligner based on delay-locked loop with double edge synchronization”, Microelectronics Reliability, vol. 48, no. 1, pp. 158–166, 2008. [Online]. Available: http://dx.doi.org/10.1016/j.microrel.2007.02.025

M.-J. E. Lee, W. J. Dally, T. Greer, H.-T. Ng, R. Farjad-Raad, J. Poulton, R. Senthinathan, “Jitter transfer characteristics of delay-locked loops – Theories and design techniques”, IEEE J. of Solid State Circuits, vol. 38, no. 4, pp. 614-621, 2003. [Online]. Available: http://dx.doi.org/10.1109/JSSC.2003.809519

P.-H. Yang, J.-S. Wang, “Low-voltage pulse width control loops for SOC applications”, IEEE J. of Solid State Circuits, vol. 37, no. 10, pp. 1348-1351, 2002. [Online]. Available: 10.1109/JSSC.2002.803050

G. S. Jovanović, M. K. Stojčev, “A delay locked loop for analog signal”, in Proceedings of 9th International Conference TELSIKS, Niš, Serbia, 7-9 October 2009vol. 1, pp. 233-236, 2009. [Online]. Available: http://es.elfak.ni.ac.rs/Papers/TELSIKS2009_JovanovicStojcev.pdf

Y. Özcelep, A. Kuntman, H. Kuntman, “On the degradation of OTA-C based CMOS low-power filter circuits for biomedical instrumentation”, TJEECS: Turkish Journal of Electrical Engineering & Computer Sciences, vol. 20, no. 2, pp. 1359-1368, 2012. [Online]. Available: (DOI: 10.3906/elk-1106-4

G. Düzenli, Y. Kiliç, H. Huntman, A. Ataman, “On the design of low-frequency filters using CMOS OTAs operating in subtreshhold region” Microelectronics Journal, vol. 30, no. 1, pp. 45-54. 1999. [Online]. Available: https://doi.org/10.1016/S0026-2692(98)00084-6

F. Maloberi, Analog Design for CMOS VLSI Systems, Kluwer Academic Publisher, Boston, USA, 2001.

R.G. Bozomitu and N. Cojan, “A VLSI implementation of a new low voltage 5th order differential gm-C low-pass filter with auto-tuning loop in CMOS technology”, Advances in Electrical and Computer Engineering, vol. 11, no. 1, pp. 23-30, 2011. [Online]. Available: http://dx.doi.org/10.4316/AECE.2011.01004

T. S. Rodriguez, C. I. Lujan-Martinez, R. G. Carvajal, J. Ramirez-Angulo, A. Lopez-Martin, “A CMOS linear tunable transconductor for continuous-time tunable gm-C filters”, in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), 18-21 May 2008, Sheraton Seattle Hotel, Seattle, Washington, USA, pp. 912-915, 2008. [Online]. Available: https://doi.org/10.1109/ISCAS.2008.4541567

M. Pedro, J. Galán, T. Sánchez-Rodríguez, F. Muñoz, R. G. Carvajal, A. López-Martin, ”A low-pass filter with automatic frequency tuning for a bluetooth receiver”, in Proceedings of 17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), Athens, Greece, 12-15 December 2010, pp. 462-465, 2008. [Online]. Available: https://doi.org/10.1109/ICECS.2010.5724549

D. J. Cassan, J. R. Long, “A 1-V transformer-feedback low-noise amplifier for 5-GHz wireless LAN in 0.18-m CMOS”, IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 427–435, 2003. [Online]. Available: http://dx.doi.org/10.1109/JSSC.2002.808284

B. P. Das, N. Watson, L. Yonghe, “Wide tunable all pass filter using OTA as active component,” International Conference on Signals and Electronic Systems (ICSES), pp. 379-382, 2010.

C.-M. Chang, B.M. Al-Hashimi, “Analytical synthesis of voltage mode OTA-C all-pass filters for high frequency operation, circuits and systems”, in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Bangkok, Thailand, May 25-28, 2003, vol. 1, pp. 461-464, May 2003. [Online]. Available: http://dx.doi.org/ 10.1109/ISCAS.2003.1205600

H. K. Khalil, Nonlinear Systems. Upper Saddle River NJ: Prentice Hall, 1996.

IHP-Microelectronics, SiGe:C BiCMOS technologies for MPW & prototyping. [Online] Cited 2013-08-30. Available at: http://www.ihp-microelectronics.com/en/services/mpw-prototyping/sigec-bicmos-technologies.html

D. Gomez, M. Sroka, J. L. Gonzalez Jimenez, “Process and temperature compensation for RF low-noise amplifiers and mixers”, IEEE Transactions on Circuits and Systems I, vol. 57, no. 6, pp. 1204-1211, 2010. [Online]. Available: http://dx.doi.org/10.1109/TCSI.2009.2031707

T Das, A. Gopalan, C Washburn, P. R. Mukund, ”Self-calibration of input-match in RF front-end circuitry”, IEEE Transactions on Circuits and Systems II, vol. 52, no. 12, pp. 821–825, 2005. [Online]. Available: http://dx.doi.org/10.1109/TCSII.2005.853893

D. K. Shaeffer, T. H. Lee, “A 1.5-V, 1.5-GHz CMOS low noise amplifier”, IEEE J. Solid-State Circuit, vol. 32, no. 5, pp. 745–759, 1997. [Online]. Available: http://dx.doi.org/10.1109/4.568846

IHP-Microelectronics, SiGe:C BiCMOS Technologies for MPW & Prototyping, [Online] Cited 2015, Available at: http://www.ihp-microelectronics.com/en/services/mpw-prototyping/sigec-bicmos-technologies.html




DOI: https://doi.org/10.22190/FUACR2001059M

Refbacks

  • There are currently no refbacks.


Print ISSN: 1820-6417
Online ISSN: 1820-6425