

PERFORMANCE ANALYSIS OF FINFET BASED INVERTER, NAND AND NOR CIRCUITS AT 10 NM ,7 NM AND 5 NM NODE TECHNOLOGIES

Abdelaziz Lazzaz¹, Khaled Bousbahi², Mustapha Ghamnia³

^{1,3}Laboratoire des Sciences de la Matière Condensée (LSMC), département physique, Université d'Oran 1 Ahmed Ben Bella, Oran, Algérie.

²Ecole Supérieure du Génie Electrique et Energétique d'Oran, (ESGEE), Algérie

Abstract. *Advancement in the semiconductor industry has transformed modern society. A miniaturization of a silicon transistor is continuing following Moore's empirical law. The planar metal-oxide semiconductor field effect transistor (MOSFET) structure has reached its limit in terms of technological node reduction. To ensure the continuation of CMOS scaling and to overcome the Short Channel Effect (SCE) issues, a new MOS structure known as Fin field-effect transistor (FinFET) has been introduced and has led to significant performance enhancements.*

This paper presents a comparative study of CMOS gates designed with FinFET 10 nm, 7 nm and 5 nm technology nodes. Electrical parameters like the maximum switching current I_{ON} , the leakage current I_{OFF} , and the performance ratio I_{ON}/I_{OFF} for N and P FinFET with different nodes are presented in this simulation.

The aim and the novelty of this paper is to extract the operating frequency for CMOS circuits using Quantum and Stress effects implemented in the Spice parameters on the latest Microwind software. The simulation results show a fitting with experimental data for FinFET N and P 10 nm structures using quantum correction. Finally, we have demonstrate that FinFET 5 nm can reach a minimum time delay of $t_d=1.4$ ps for CMOS NOT gate and $t_d=1$ ps for CMOS NOR gate to improve Integrated Circuits IC.

Key words: *FinFET, Quantum effect, CMOS NOT gate, CMOS NOR gate, CMOS NAND gate, Microwind*

1. INTRODUCTION

The rapid development of nanoelectronics technology is closely related to solving the problem of minimum layout dimensions. The efficient miniaturization of a transistor has been one of the most important topic for integrating a greater number of electronic components in a single chip.

Received April 17, 2022; revised May 22, 2022, June 05, 2022 and June 16, 2022; accepted July 16, 2022

Corresponding author: Abdelaziz Lazzaz

Laboratoire des Sciences de la Matière Condensée (LSMC), département physique, Université d'Oran 1 Ahmed Ben Bella, Oran, Algérie

E-mail: lazzaz.abdelaziz@gmail.com

FinFET is one of the best alternative for replacing MOSFET which encounter the problem of the SCE like Drain Induced Barrier Lowering (DIBL), and the increase of leakage current when the channel length is reduced below 32 nm. Researchers around the world have tried to improve the performance of FinFETs by the introduction of high k dielectric materials and strained silicon technology [1].

Since the conventional MOSFET has reached its limit, the multi gate FinFET has been one of the most promising devices for CMOS technology and the different analytical studies of FinFET is a current topic of research in large foundries like TSMC[6], Samsung and Intel, they are aiming to create the most efficient CMOS circuits.

Shiqi Liu et al. in 2021[21] have simulated an ultra-thin Si FinFET with a width of 0.8 nm by using ab initio quantum transport simulations. The results of their simulation confirm that even with the gate length down to 5 nm, the on-state current, delay time, power dissipation, and energy-delay product of the optimized ultra-thin Si FinFET still meet the high-performance applications.

Dhananjaya Tripathy et al in 2022 [22] have examined the impact of variation in the thickness of the oxide (SiO_2) layer on the performance parameters of a FinFET. The results confirm that a rise in SiO_2 thickness improves the energy and power dissipation of FinFET.

Lazzaz et al. in 2022 [23] have simulated a theoretical model based on the Bohm Quantum Potential (BQP) theory and compared it with experimental data. The theory fits with the experiment after optimization and correction using the right values of the geometric parameters.

Bourahla et al. in 2021 [24] have demonstrated that the Ta_2O_5 material of gate with high permittivity ($k = 27$) turns out better values for performance parameters such as (V_{TH} , SS, I_{ON} , I_{OFF} current and $I_{\text{ON}}/I_{\text{OFF}}$ ratio current, gm, and electrical field (E)) in comparison with other dielectrics such as SiO_2 , SnO_2 , ZrO_2 which improve the performance of the device.

Lazzaz et al. in 2021 [2] have demonstrated the impact of the metal gate work function on the performance of the DG FinFET 10 nm with SILVACO TCAD tools.

Uttam Kumar Das et al. in 2021 [25] have examined a comparative study between Silicon FinFET With Carbon Nanotube and 2D-FETs for Advanced Node CMOS Logic Application. The results of this simulation confirm that the FinFET delivers more than three times higher drive current, as well as five times better energy-delay performances.

Rajeev Ratna Vallabhuni et al. in 2020 [26] have simulated a 2-bit comparator designed with 18nm FinFET technology. The simulation shows the CMOS comparator in terms of power and delay using the Cadence Virtuoso tool. The result of this simulation confirm that FinFET can be used where a fast switching rate is required, to improve the efficiency of control devices and to make compact device.

J. Jena et al. in 2022 [27] have simulated FinFET-Based Inverter Design and Optimization for 7 nm Technology Node. The result of their simulation confirm that according to the sidewall orientation ($\langle 100 \rangle$ or $\langle 110 \rangle$), the amount of mobility enhancement of both the electrons and holes results in more than 100% ($>100\%$) and less than 25% ($<25\%$) respectively.

C. Auth et al. in 2017 [32] have an industry leading 10 nm CMOS technology node with excellent transistor such as FinFET with interconnect performance and aggressive design rule scaling. The results of their simulation show a higher performane high density SRAM featuring $0.0312\mu\text{m}^2$ cell size fabricated using all 10 nm process features.

S.Panchanan et al. in 2021 [35] have simulated an analytical model of Tri-gate metal-oxide-semiconductor field effect transistor (TG MOSFET) for short channel lengths

below 10 nm using TCAD software. The model is examined by varying channel length, oxide thickness, gate voltage, drain voltage and doping concentration. The result of their simulation confirm that to obtain identical surface potentials, the oxide thickness of HfO_2 must be larger than SiO_2 . Unlike SiO_2 , the minima of surface potential remain constant with channel length for HfO_2 .

B. Vandana et al. in 2018 [36] have explored the analog analysis and higher order derivatives of drain current (I_D) at gate source voltage (V_{GS}), by introducing channel engineering technique of 3D conventional and Wavy Junctionless FinFETs (JLT) as silicon germanium ($\text{Si}_{1-0.25}\text{Ge}_{0.25}$) device layer. The results of their simulation confirm that a better channel controllability over the gate is observed for Wavy structures and high I_D is induced as L_G scales down.

N. P. Maity et al. in 2019 [37] have simulated A double-gate (D_G) heterojunction tunnel FinFET structure with a source overlap region to optimize its performance and validate its Technology Computer-Aided Design (TCAD) simulation results by modeling of the surface potential, electric field, and threshold voltage.

Suparna Panchanan et al. in 2021[38] have analysed an analytical model for surface potential and threshold voltage for undoped (or lightly) doped Tri-gate Fin. Field Effect Transistor (TG-FinFET) is proposed and validated using transistor computer aided design (TCAD) simulation.

Suparna Panchanan et al. in 2022 [39] have studied Lambert W function-based a drain current model of lightly doped short channel tri-gate fin fashioned field effect transistor (TG-FinFET). Their results confirm that A precise drain current is obtained by adding quantum mechanical effect (QME) which also improves the efficiency of the model.

Shaheen Saleh et al. in 2018 [41] have demonstrated the roles and impacts of various effects and aging mechanisms on FinFET transistors compared to planar transistors on the basic approach of the physics of failure mechanisms to fit to a comprehensive aging model.

So, the above literature survey indicates the importance of using high-k dielectrics in FinFET devices and the importance of multi gate FinFET to overcome the SCE and to improve the channel control.

In this paper, we present a comparative study of different CMOS gates (Not gate, NAND and NOR gate) based on 10 nm, 7 nm and 5 nm technology node to extract optimal geometric parameters to have an operational FinFET device for future applications like SRAM circuits.

2. DEVICE STRUCTURE AND SIMULATION

Tri Gate (TG) FinFET technology is based on the vertical Fin represented by the Fin length (L), Fin height (H_{fin}) and Fin width (W_{fin}) as show in Figure 1.

FinFET devices have been used in a variety of innovative digital and analog circuit designs. TG (Tri gate) has been recently developed and its ability to control three channel sides has been used in order to reduce circuit area, its capacitance and the variation of the threshold voltage.

Throughout the last few years, CMOS scaling and improvement in processing technologies have led to continuous enhancement in circuit speeds due to the miniaturization of FinFET device. The main difference between the BULK FinFET and SOI FinFET is the buried oxide (BOX) which isolate the body from the substrate, minimizes the leakage current due to quantum effect, reduces the parasitic junction capacitance and source/drain capacitance.

Despite the use of the SOI FinFET technology in term of enhancement of the device, one of the drawbacks is the self heating effect because the active thin body is on silicon oxide which is good thermal insulator. During an operation, the power consumed by the active region cannot be dissipated easily therefore, the temperature of thin body rises and this decreases the mobility and the current of the device [32].

In this work, FinFET structure has been simulated with Microwind 3.8 Software using parameters that are provided in table 1. Figure 1 in the right shows the 3D schematic of simulated FinFET 10 nm and in the left Figure shows the design layout of the device:




Fig. 1 N FinFET 10 nm

Table 1 Different parameters of the simulated device [6] [7][12]

Notation	Description	FinFET	FinFET	FinFET
		10 nm	7 nm	5 nm
L_S, L_D	Length of drain /source	22nm	16 nm	12 nm
L_G	Gate length	18 nm	16 nm	14 nm
t_{ox}	Oxide thickness	1 nm	0.9 nm	0.9 nm
H_{Fin}	Fin height	46 nm	46 nm	46 nm
W_{Fin}	Fin width	7 nm	6 nm	5 nm

Table 1 shows the design parameters that we have employed for the circuit simulations in our present work.

The primary obstacles to the scaling of CMOS gate lengths to 10 nm and beyond are short channel effect and leakage current which lead to low yield. FinFET offers better control over of the SCE and hence overcome the obstacles of scaling.

The circuit simulation is done using Microwind 3.8 which we have used to simulate electrical circuits in transient domain. Microwind tool facilitates circuit level analysis of performance simulation of the integrated circuits. The Predictive Technology Model (PTM) integrated in Microwind provides accurate, customizable, and predictive model files for future transistor and interconnect technologies[28][29].

We have simulated different logic circuits such as the NOT gate, 2 input NAND and 2 input NOR gates for leakage power dissipation, delay time and power delay product (PDP) at 10 nm, 7 nm and 5 nm technology nodes and a comparison is made to check the technology scaling.

The threshold voltage expression can be represented by the following equation [11]:

$$V_{TH} = \phi_{ms} + 2\phi_f + \frac{Q_D}{C_{OX}} + \frac{Q_{SS}}{C_{OX}} + V_{in} \quad (1)$$

ϕ_{ms} : work functions difference between gate and Fin, Q_{SS} : charge in the gate dielectric, C_{OX} : Oxide capacitance, Q_D : depletion charge, ϕ_f : fermi potential V_{in} : input voltage.

Power dissipation plays a crucial role in the overall performance of the circuits in sub 10 nm regime and it represents an important performance metric to check the effectiveness of the proposed technique.

Time delay is a performance metric to evaluate the switching speed of the circuit, it is calculated by following equation [9]:

$$t_d = \frac{t_{phl} + t_{plh}}{2} \quad (2)$$

t_{phl} : high to low transition delay; t_{plh} : low to high transition delay.

Leakage power dissipation is also an important parameter for research designers because it affects performance and reliability of the electronic device. The leakage power dissipation is calculated using following equation [8]:

$$P_{leakage} = V_{DD} \times I_{leakage} \quad (3)$$

where V_{DD} is supply voltage and $I_{Leakage}$ is the leakage current.

Scaling of FinFET plays a very important step in FinFET structure where the scaling factor λ is given in following equation [6]:

$$\lambda = W_{fin} + 2t_{ox} \quad (4)$$

W_{fin} : fin width; t_{ox} : oxide thickness.

PDP (Power Delay product) is an essential requirement for better performance of the circuits. Technology scaling increases power dissipation and delay values Therefore, lowest value of PDP depicts better performance at the scaled technology nodes. PDP is given by following equation [17]:

$$PDP = \text{Power dissipation} \times \text{delay} \quad (5)$$

The following equation represents the drain current equation on the sub-threshold mode used in this simulation:

$$I_{DS} = I_{DS}(V_{on}, V_{ds}) e^{\frac{q(V_{GS} - V_{on})}{nkT}} \quad (6)$$

V_{GS} : gate source voltage, n : body coefficient, k : Boltzman coefficient, T : temperature, q : electron charge.

$$I_{ds0} = \frac{W_{eff}}{L_{eff}} \mu_{eff} \frac{\epsilon_0 \epsilon_r}{TOXE} V_{gsteff} \left(1 - \frac{A_{bulk} V_{dseff}}{(2V_{gsteff} + 4.vt)}\right) \frac{V_{dseff}}{\left(1 + \frac{V_{dseff}}{\epsilon_{sat} L_{eff}}\right)} \quad (7)$$

W_{eff} : effective width, L_{eff} : effective length, ϵ_0 : vacuum permittivity, ϵ_r : relative permittivity, $TOXE$: oxide thickness, V_{gsteff} : gate source effective voltage, V_{dseff} : drain source effective voltage, ϵ_0 : Saturation permittivity, v : carrier velocity.

In 3D nanochannel devices, the SCE modifies the drain current expression by a correction factor CF for the post-threshold voltage regime:

$$CF = \frac{\lambda}{\lambda + L} \quad (8)$$

λ : Mean free path, L: channel length, CF: is also called transition coefficient.

Figure 2 represents the transfer characteristics of N FinFET 10 nm and illustrates a comparison between the theoretical and experimental transfer characteristics in subthreshold regime. The gate voltage is swept from 0 V to 0.8 V for different drain values 0.05 V, 0.1 V and 0.2 V. The maximum value of drain current represents the ON current when $V_{GS} = V_{DD} = 0.8$ V and the value of ON current is 10.5 μ A. The leakage current is 2.75 nA and it represents the value of the current when $V_{GS} = 0$.

To fit the experimental results, the drain current is modified by correction factor CF represented in equation 8. This coefficient represents the transport mode transition factor. The transport is quasi ballistic in the channel. This transition coefficient takes into consideration the type of charge carrier N or P therefore, the correction value distinguished between both structures.

The fitting of the simulated results with the experimental data is due to the quantum correction that gave a good convergence between two curves. The calculated parameters are used to compute the means free path used in the equation number (8) such as, effective mobility in th N channel, diffusion coefficient and unidirectional thermal velocity.

The electron carrier mobility used in this simulation of N FinFET 10 nm is 350 $\text{cm}^2/\text{V.S}$. The average mobility value has been extracted from Berkley Spice model for FinFET 10 nm [28].

It is noted that for the gate voltages 0.1 V and 0.2 V, the simulation curves fit very well with the experimental [31], there is therefore a good convergence between the theoretical model and the experimental points curves at these gate voltages. The discrepancy at 0.4 V and 0.5 V voltages can be explained by the presence of complex scattering phenomena which are very difficult to model.




Fig. 2 Transfer characteristics of N FinFET 10 nm [31]

Figure 3 represents transfer characteristics of P FinFET 10 nm and illustrates a comparison between the theoretical and experimental transfer characteristics. We note that the ON current is $50 \mu\text{A}$ and the leakage current is 44.76 nA . The threshold voltage in this simulation is 0.20 V and the decrease of threshold voltage is due to the increase of the Quasi-Fermi level. The values of drain voltage have been chosen to calculate the threshold voltage and to fit the curve with experimental data [31].




Fig. 3 Transfer characteristics of P FinFET 10 nm

Figure 4 represents the transfer characteristics of N FinFET 7 nm, we note that ON current is 0.306 mA and leakage current is I_{OFF} is 82.536 nA .

Various low static power technology needs higher threshold voltage but the miniaturization of integrated circuits and channel length decreases the threshold voltage. The threshold voltage in this simulation is 0.22 V [33].

The leakage current in this simulation of N FinFET 7 nm is lower than calculated by Suyog Gupta et al [4].




Fig. 4 Transfer characteristics of N FinFET 7 nm

Figure 5 represents the transfer characteristics of P FinFET 7 nm, we note that I_{ON} is 0.250 mA and leakage current is $I_{OFF}= 221.571$ nA.

We note that ON current in this simulation of P FinFET 7nm is higher than calculated in T.Dash *et al* [18] and leakage current is lower than calculated by Suyog Gupta *et al* [4].




Fig. 5 Transfer characteristics of P FinFET 7 nm

Figure 6 represents transfer characteristics of N FinFET 5 nm, we note that the ON current is 0.240 mA and the leakage current is 81.694 nA.

The threshold voltage is 0.23 V for this simulation and the increase of its value is due to the fermi level and to have better threshold voltage, we need to increase the Fin height [3][14].

ON current in this simulation is higher than calculated by N. P. Maity *et al* [5].

We can control and minimize the leakage current in this structure with different channel length by optimizing the geometric parameters in order to have optimal results.




Fig. 6 Transfer characteristics of N FinFET 5 nm

Figure 7 represents the transfer characteristics of P FinFET 5 nm, we note that the maximum current I_{ON} is 0.199 mA and leakage current is 219.31 nA.

We think that the problem to the increase of the leakage current is the leaked quantum confinement and the choice of geometric parameter like the gate oxide which leads to the raising of the conduction band, so we need more potential to create an inversion layer [13].




Fig. 7 Transfer characteristics of P FinFET 5 nm

The following table 2 represents the performance ratio I_{ON}/I_{OFF} the threshold voltage V_{TH} and DIBL calculated for different structures of FinFET 10 nm, 7 nm and 5 nm [10]. The table presents a comparative study with International Roadmap for Device and Systems (IRDS) results [30]. The supply voltage for FinFET 10 nm and 7 nm is 0.8 V and 0.65 V for FinFET 5 nm. These parameters are extracted from Berkley Spice model [28].

Table 2 Performance ratio of FinFET 10 nm, 7 nm and 5nm

Device	FinFET 10 nm	FinFET 7 nm	FinFET 5 nm
I_{ON}/I_{OFF} values for N structure	3818.18	3707.36	2937.79
I_{ON}/I_{OFF} values for P structure	1117.6	1128.30	907.36
V_{TH} (V) for N structure	0.24	0.22	0.23
V_{TH} (V) for P structure	0.20	0.20	0.22
I_{ON}/I_{OFF} for N structure (IRDS)[30]	950	930	840
DIBL N FinFET (mV/V)	49.5	45.5	40.5
DIBL P FinFET (mV/V)	50.5	46.5	41.5

We note that the better performance ratio of N FinFET is for FinFET 7 nm due to the leakage current and the higher ratio performance of P FinFET is for FinFET 10 nm due to the minimum strain effect of ON current.

3. CMOS GATES DESIGNS

This paper has considered three design styles for digital logic circuits structures using FinFETs. The circuit diagram of different FinFET-based NOT gate, NAND, NOR gate designs along with the ordinary CMOS is shown in the Figure 8.




Fig. 8 (1): NOT gate, (2): CMOS NAND, (3) CMOS NOR [8]

The three different circuits of CMOS (NAND NOR and inverter) based of FinFET have been analyzed using the Microwind 3.8 tool. The first step is the implementing of three different circuits of FinFET based NAND and NOR gates in order to create the layout styles [16].

The design rule must be checked before applying the inputs. The design rule which is used in this simulation is lambda-based design rule. The value of lambda is fixed to 8 nm [6] [15].

Figure 9.a represents the layout design of CMOS Not gate with FinFET 5 nm using Microwind 3.8 and figure 9.b represents the structure of CMOS Not gate in 3D with FinFET 5nm.[19]




Fig. 9 (a) Design layout CMOS inverter , (b) CMOS inverter 3D structure

Figure 10.a represents the design layout of CMOS NAND with FinFET 5 nm using Microwind 3.8 and figure 10.b represents the structure of CMOS NAND in 3D with FinFET 5nm.




Fig. 10 (a) Design layout CMOS NAND gate, (b) CMOS NAND 3D structure

Figure 11a represents the design layout of CMOS NOR gate with FinFET 5nm using Microwind 3.8 and figure 10.b represents the structure of CMOS NOR gate in 3D with FinFET 5nm.




Fig. 11 (a) Design layout CMOS NOR gate, (b) CMOS NOR gate 3D structure

Figure 12 represent the different VTC curves of different CMOS circuits:





Fig. 12 (a) VTC curves of CMOS NOT GATE, (b) VTC curves of CMOS NOR GATE, (c) VTC curves of CMOS NAND GATE

Noise margin is a measure of design margins to ensure circuits operation within specified conditions and it is closely related to the DC transfer curve [40]. This parameter allows to determine the allowable noise voltage on the input of a gate so that the output will not be corrupted.

The specification most commonly used to describe noise margin (or noise immunity) uses two parameters: the low noise margin NM_L and the High noise margin NM_H [8]. Table 3 represents calculated parameter from VTC (Voltage Transfer Curve):

Figure 13 represents the values of Power Delay Product (PDP) with different CMOS gates. We note that the better value of PDP in NOT gate is for FinFET 5 nm and for CMOS NAND, NOR gates is FinFET 7 nm.

Table 3 Calculated parameters of different CMOS FinFET gates

Device	FinFET NOT gate			FinFET NAND gate			FinFET NOR gate		
	10 nm	7 nm	5 nm	10 nm	7 nm	5 nm	10 nm	7nm	5 nm
Technology node									
V _{DD}	0.80	0.8 0	0.65	0.80	0.80	0.65	0.80	0.80	0.65
V _{SP} (V)	0.385	0.385	0.386	0.397	0.391	0.3999	0.379	0.373	0.371
V _{IL} (V)	0.3243	0.3243	0.3189	0.3445	0.3445	0.3351	0.3148	0.3189	0.3202
V _{OH} (V)	0.7750	0.7687	0.7656	0.7509	0.7562	0.7562	0.7187	0.7718	0.7562
V _{IH} (V)	0.4378	0.4391	0.4418	0.4513	0.4472	0.4472	0.4189	0.4216	0.4437
V _{OL} (V)	0.0531	0.0406	0.0406	0.0375	0.0437	0.0406	0.0343	0.05	0.0437
NM _L (V)	0.2712	0.2836	0.2782	0.3070	0.3007	0.2944	0.2804	0.2689	0.2764
NM _H (V)	0.3372	0.3296	0.3238	0.2996	0.3090	0.3090	0.2998	0.3502	0.3125
t _d (ps)	1.6	1.5	1.4	2.20	2.20	2.10	1.10	1.10	1.0
P(μW)	0.446	0.357	0.460	0.475	0.686	0.5950	0.325	0.416	0.401
PDP (10 ⁻¹⁸ W.s)	0.7136	0.5355	0.6440	1.0450	1.5092	1.2495	0.3575	0.4576	0.4010

P: power dissipation in static CMOS, PDP: Power Delay Product. t_d: time delay; V_{OL}: maximum low output voltage, V_{OH}: minimum high output voltage, V_{IL}: maximum low input voltage, V_{IH}: minimum high input voltage, V_{SP}: switching point voltage.


**Fig. 13** Power delay product (PDP) for different CMOS gates

Figure 14 represents the values of times delay of different CMOS gates, we note that the optimal device is FinFET 5 nm due to the low time delay.

The results obtained for each of the digital application at 10 nm, 7 nm and 5 nm of FinFET shows a system tradeoff. We note that as we scale down the device from 10 nm to 5 nm, the time delay decreases because the supply voltage has been decreased [34].




Fig. 14 Time delay for different CMOS gates

The fluctuation in power delay product (PDP) is due to the fluctuation of static power dissipation and it is a minor issue because the system reliability has improved [20].

CONCLUSION

As Ultra Large Semiconductor Integration (ULSI) moves towards new advancement, new challenges have been arisen such as SCE which are generated because of scaling of the transistors. From the simulation results, it has been observed that the leakage power dissipation is the major issue in modern semiconductor industry and FinFET devices have the advantages to overcome these issues. The simulation results for FinFET based digital application at nanometer regime of 10 nm, 7 nm and 5 nm technology are studied here in the educational tool Microwind and a comparative analysis is carried out in this paper for comparison between the different nodes technology of FinFET device.

From the simulation results, one can conclude that the impact of the time delay and power dissipation product on CMOS based FinFET device are crucial parameters for improvements of the performance of CMOS circuits.

We confirm in this study that significant progresses have been made by introducing a new generation of 5 nm FinFET device which improves the switching performances and decrease the time delay as compared to different nodes such as 10 nm and 7 nm for CMOS circuits.

The results in this simulation confirm that the proper selection of supply voltage and geometric parameters is important for obtaining a high speed and stable CMOS circuits.

Acknowledgement: *The authors wish to thank Pr Etienne Sicard and Mr Vinay Sharma for their helpful suggestions in this work.*

REFERENCES

- [1] B. Yu, L. Chang and S. Ahmed, "FinFET scaling to 10 nm gate length". In Proceedings of the IEEE Digest. International Electron Devices Meeting", 2002, pp. 251-254.
- [2] A. Lazzaz, K. Bousbahi and M. Ghamnia, "Modeling and Simulation of DG SOI N FinFET 10 nm using Hafnium Oxide", In Proceedings of the 21st IEEE International Conference on Nanotechnology (NANO), 2021, pp. 177-180.
- [3] X. Zhang, D. Connelly and P. Zheng, "Analysis of 7/8-nm bulk-Si FinFET technologies for 6T-SRAM scaling", *IEEE Trans. Electron Devices*, vol. 63, no 4, pp. 1502-1507, 2016.
- [4] S. Gupta, V. Moroz and L. Smith, "7-nm FinFET CMOS design enabled by stress engineering using Si, Ge, and Sn", *IEEE Trans. Electron Devices*, vol. 61, no. 5, pp. 1222-1230, 2014.
- [5] N. Maity, R. Maity and S. Maity, "Comparative analysis of the quantum FinFET and trigate FinFET based on modeling and simulation", *J. Comput. Electron.*, vol. 18, no 2, pp. 492-499, 2019.
- [6] E. Sicard and L. Trojman, "Introducing 5-nm FinFET technology in Microwind", HAL open science, hal-0325444, 2021.
- [7] N. Bourahla, A. Bourahla and B.Hadri, "Comparative performance of the ultra-short channel technology for the DG-FinFET characteristics using different high-k dielectric materials" , *Indian J. Phys.*, vol. 95, pp. 1977-1984, 2020.
- [8] N. Weste and D. Harris, *CMOS VLSI design: a circuits and systems perspective*, Pearson Education India, 2015.
- [9] J. Baker, *CMOS Circuit, Design, Layout and Simulation*, IEEE Press Series on Microelectronic Systems, pp. 332-375, 2010.
- [10] Y. Eng, L. Hu, T. Chang, S. Hsu, C. Chiou, T. Wang and C. Yang, "Importance of ΔV_{DIBLSS} in Evaluating the Performance of n-Channel Bulk FinFET Devices", *IEEE J. Electron Devices Soc.*, pp.207-213, 2018.
- [11] M. Lundstrom, *Fundamentals of Nanotransistors*, World Scientific Publishing Company, vol. 6, 2017 pp. 100-300.
- [12] N. Collaert, *High mobility materials for CMOS applications*, Woodhead Publishing, 2018, pp. 115-280.
- [13] Y. Chauhan, D. Lu and S.Venugopalan, *FinFET modeling for IC simulation and design: using the BSIM-CMG standard*, Academic Press, 2015, pp 72-200.
- [14] M. Tang, F.Pregaldiny and C.Lallement, "Quantum compact model for ultra-narrow body FinFET", In Proceedings of the 10th International IEEE Conference on Ultimate Integration of Silicon, 2009, pp. 293-296.
- [15] E. Sicard, "Introducing 20 nm technology in Microwind", HAL open science, hal-03324322, pp.3-20, 2011.
- [16] E. Sicard and S. Dhia, "Microwind & Dsch: Version 3". INSA, pp.1-90, 2004.
- [17] R. Sharma and S.Verma, "Comparative analysis of static and dynamic cmos logic design", In Proceedings of the IEEE International Conference on Computing and Communication Technologies, 2011, pp. 231-234.
- [18] T. Dash, S. Dey and S. Das, "Performance comparison of strained-SiGe and bulk-Si channel FinFETs at 7 nm technology node" , *J. Micromech. Microeng.*, vol. 29, no. 10, p. 104001, 2019.
- [19] L. Artola, G.Hubert and M.Alioto, "Comparative soft error evaluation of layout cells in FinFET technology" *Microelectron. Reliab.*, vol. 54, no. 9-10, pp. 2300-2305 ,2014.
- [20] V. Vashishtha and L. Clark , "Comparing bulk-Si FinFET and gate-all-around FETs for the 5 nm technology node", *Microelectron. J.*, vol. 107, p. 104942, 2021.
- [21] S. Liu, J. Yang and L. Xu, "Can ultra-thin Si FinFETs work well in the sub-10 nm gate-length region? ", *Nanoscale*, vol. 13, no 10, pp. 5536-5544, 2021.
- [22] D. Tripathy, D.Acharya and P.Rout, "Influence of oxide thickness variation on analog and RF performances of SOI FinFET", *FU: Elec. Energ.*, vol. 35, no. 1, pp. 001-011, 2022.
- [23] A. Lazzaz, K. Bousbahi and M. Ghamnia, "Optimized mathematical model of experimental characteristics of 14 nm TG N FinFET", *Micro and Nanostructures*, p. 207210, 2022.
- [24] N. Bourahla, B. Hadri and N. Boukourt, "Impact of High-k Dielectric Material on Ultra-Short-DG-FinFET Performance", In Proceedings of the 15th International IEEE Conference on Advanced Technologies, Systems and Services in Telecommunications (TELSIKS), 2021, pp. 78-81.
- [25] U. Das, M. Hussain, "Benchmarking silicon FinFET with the carbon nanotube and 2D-FETs for advanced node CMOS logic application", *IEEE Trans. Electron Devices*, vol. 68, no 7, pp. 3643-3648,2021.
- [26] R. Vallabhuni, D. Sravya and M. Shalini, "Design of Comparator using 18nm FinFET Technology for Analog to Digital Converters", In Proceedings of the 7th International IEEE Conference on Smart Structures and Systems (ICSSS), 2020, pp. 1-6.
- [27] J. Jena, D. Jena and E. Mohapatra, "FinFET-Based Inverter Design and Optimization at 7 Nm Technology Node", *Silicon*, vol. 14, pp. 10781-10794, 2022.

- [28] S. Sinha, G. Yeric and V. Chandra, "Exploring sub-20nm FinFET design with predictive technology models", In Proceedings of the IEEE DAC Design Automation Conference, 2012, pp. 283-288.
- [29] E. Sicard and L. Trojman, "Introducing 5-nm FinFET technology in Microwind", HAL open science, hal-0325444, 2021.
- [30] International Roadmap for Devices and Systems. Available at: <https://irds.ieee.org/> (2018 Edition).
- [31] C. Auth, A. Aliyarukunju and M. Asoro, "A 10nm high performance and low-power CMOS technology featuring 3 rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects", In Proceedings of the IEEE International Electron Devices Meeting (IEDM), 2017 pp. 29.1.1-29.1.4.
- [32] P. Vora and R. Lad, "A review paper on CMOS, SOI and FinFET technology", *Design and Reuse Industry Articles*, p. 1-10, 2017.
- [33] M. Tang, F. Prégaldiny and C. Lallement, "Explicit compact model for ultranarrow body FinFETs", *IEEE Trans. Electron Devices*, vol. 56, no. 7, pp. 1543-1547, 2009.
- [34] J. Hu and X. Yu, "Near-threshold full adders for ultra low-power applications", In Proceedings of the Second IEEE Pacific-Asia Conference on Circuits, Communications and System, 2010, p. 300-303.
- [35] S. Panchanan, R. Maity and S. Baishya, "A surface potential model for tri-gate metal oxide semiconductor field effect transistor: analysis below 10 nm channel length", *Eng. Sci. Technol. Int. J.*, vol. 24, no. 4, pp. 879-889, 2021.
- [36] B. Vandana, D. Kumar and S. Mohapatra, "Impact of channel engineering (si1-0.25 ge0.25) technique on gm (transconductance) and its higher order derivatives of 3d conventional and wavy junctionless finfets (jlt)", *Facta Universitatis, Series Electronics and Energetics*, vol. 31, no. 2, pp. 257-265, 2018.
- [37] N. Maity, R. Maity and S. BAISHYA, "An analytical model for the surface potential and threshold voltage of a double-gate heterojunction tunnel FinFET", *J. Comput. Electron.*, vol. 18, no 1, pp. 65-75, 2019.
- [38] S. Panchanan, R. Maity, "Modeling, simulation and analysis of surface potential and threshold voltage: application to high-K material HfO2 based FinFET", *Silicon*, vol. 13, no. 10, pp. 3271-3289, 2021.
- [39] S. Panchanan, R. Maity and S. Baishya, "Modeling, Simulation and Performance Analysis of Drain Current for Below 10 nm Channel Length Based Tri-Gate FinFET", *Silicon*, vol. 14, pp. 11519-11530, 2022.
- [40] L. Wang, Y. Chang and K. Cheng, *Electronic design automation: synthesis, verification, and test*, Morgan Kaufmann (ed), 2009.
- [41] S. Shaheen, G. Golan, M. Azoulay, "A comparative study of reliability for FINFET", *Facta Universitatis, Series Electronics and Energetics*, vol. 31, no 3, pp. 343-366, 2018.