DESIGN OF A FOUR STAGES VCO USING A NOVEL DELAY CIRCUIT FOR OPERATION IN DISTRIBUTED BAND FREQUENCIES
Abstract
The manuscript proposes a novel architecture of a delay cell that is implemented in 4-stage VCO which has the ability to operate in two distributed frequency bands. The operating frequency is chosen based on the principle of carrier mobility and the transistor resistance. The VCO uses dual delay input techniques to improve the frequency of operation. The design is implemented in Cadence 90nm GPDK CMOS technology and simulated results show that it is capable of operating in dual frequency bands of 55 MHz to 606 MHz and 857 MHz to 1049 MHz. At normal temperature (270) power consumption of the circuit is found to be 151μW at 606 MHz and 157μW at 1049 MHz respectively and consumes an area of 171.42µm2. The design shows good tradeoff between the parameters-operating frequency, phase noise and power consumption.
Keywords
Full Text:
PDFReferences
T. Miyazaki, M. Hashimoto and H. Onodera, "A performance comparison of PLLs for clock generation using ring oscillator VCO and LC oscillator in a digital CMOS process", In proceedings of Asia and South Pacific Design Automation Conference (ASPDAC), 2004, pp. 545-546.
H. Ghonoodi, H. Miar-Naimi and M. Gholami, "Analysis of frequency and amplitude in CMOS differential ring oscillators", Integration, vol.52, pp.253-259, January 2016.
M. Gogoi, and P. K. Dutta, "Review and Analysis of Charge-Pump Phase-Locked Loop", In Proceedings of 1st International Conference on Electronics Systems and Intelligent Computing (ESIC), 2020, pp. 565-574.
J. Johnson, M. Ponnambalam and P. V. Chandramani, "Comparison of tenability and phase noise associated with injection locked three staged single and differential ended VCOs in 90nm CMOS", In Proceedings of 4th International Conference on Signal Processing, Communication and Networking, 2017, pp. 1-4.
W. T. Lee, J. Shimand and J. Jeong, "Design of a three-stage ring-type voltage controlled oscillator with a wide tuning range by controlling the current level in an embedded delay cell", Microelectronics J., vol. 44, pp. 1328-1335, Dec. 2013.
S. Salem, M. Tajabadiand and M. Saneei, "The design and analysis of dual control voltages delay cell for low power and wide tuning range ring oscillators in 65nm CMOS technology for CDR applications", AEU - International Journal Electronics Communication, vol. 82, pp. 406-412, Dec. 2017.
V. Muddi, K. D. Shinde and B. K. Shivaprasad, "Design and implementation of 1GHz Current Starved Voltage Control Oscillator (VCO) for PLL using 90nm CMOS technology", In Proceedings of International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), 2015, pp. 335-339.
J. G. Maneatis and M. A. Horowitz, "Precise delay generation using coupled oscillators", IEEE J. Solid-State Ciruits., vol. 28, pp. 1273-1282, Dec. 1993.
S. T. Yan and H. C. Luong, "A 3-v 1.3-to-1.8-ghz CMOS voltage-controlled oscillator with 0.3-ps jitter", IEEE Trans. Circuits Syst. II: Analog and Digital Signal Proc., vol.45, pp. 876-880, July 1998.
C. H. Park and B. Kim, "A low-noise, 900-mhz VCO in 0.6-/spl mu /m CMOS", IEEE J. Solid-State Circuits, vol. 34, pp. 586-591, June 1998.
W. H. Tu, J. Y. Yeh, H. C. Tsai and C. K. Wang, "A 1.8 v 2.5-5.2 GHz CMOS dual-input two-stage ring VCO", In Proceedings of Asia Pacific Conference on Advanced System Integrated Circuits, 2004, pp. 134-137.
M. L. Sheu, Y. S. Tiao and L. J. Taso, "A 1-v 4-ghz wide tuning range voltage-controlled ring oscillator in 0.18 μm CMOS", Microelectronics J., vol. 42, pp. 897-902, April 2011.
M. Parvizi, A. Khodabakhshand and A. Nabavi, "Low-power high-tuning range CMOS ring oscillator VCOs", In proceedings of the IEEE International Conference on Semiconductor Electronics, 2008, pp. 40-44.
S. Suman, K. G. Sharma and P. K. Ghosh, "Design of PLL Using Improved Performance Ring VCO", In Proceedings of the International Conference on Electrical, Electronics and Optimization Techniques (ICEEOT), 2016, pp. 3479-3483.
H. Gao, R. Xia, X. Wang, T. Zhou and M. Zhou, "Wideband ring oscillator with switched resistor array for low tuning sensitivity", Analog Integr. Circuits and Signal Process., vol. 89, pp. 493-498, Sept. 2016.
N. Gargouri, D. B. Issa, Z. Sakka, A. Kachouri and M. Samet, "Design and Optimization of Differential Ring Oscillator for IR-UWB Applications in 0.18μm CMOS Technology", J. Circuits Syst. Comput., vol. 26, pp. 1750080-1-1750080-15, Dec. 2016.
S. Salem, H. Zandevakili, A. Mahani and M. Saneei, "Fault-tolerant delay cell for ring oscillator application in 65 nm CMOS technology", IET Circuits Devices Syst., vol. 12, pp. 233–241, Nov. 2017.
M. Kumar and D. Dwivedi, "A low power CMOS-based VCO design with i-MOS varactor tuning control", J. Circuits Syst. Comput., vol. 27, pp. 1850160-1-1850160-14, Jan. 2018.
S. Y. Lee, S. Amakawa, N. Ishihara and K. Masu, "2.4-10 GHz Low-Noise Injection-Locked Ring Voltage Controlled Oscillator in 90nm Complementary Metal Oxide Semiconductor", Jpn. J. Appl. Phys., vol. 50, pp. 04DE03-1-04DE03-5, April 2011.
A. Ramazani, S. Biabani and G. Hadidi, "CMOS Ring Oscillator with Combined Delay Stages", AEU – Int. J. Electron. Commun., vol. 68, pp. 515-519, June 2014.
M. Karimi-Ghartemani, H. Karimiand and M. R. Iravani, "A magnitude phase-locked loop system based on estimation of frequency and in-phase/quadrature-phase amplitudes", IEEE Trans. Ind. Electron., vol. 51, pp. 511-517, April 2004.
A. Sharma, Saurabh and S. Biswas, "A low power CMOS Voltage Controlled Oscillator in 65nm technology", In Proceedings of International Conference on Computer Communication and Informatics, 2014, pp. 1-5.
S. Kamran and N. Ghaderi, "A novel high speed CMOS pseudo-differential ring VCO with wide tuning control voltage range", In proceedings of the Iranian conference on electrical engineering (ICEE), 2017, pp. 201-204.
Z. Chen and T. Lee, "The Study of a Dual-Mode Ring Oscillator", IEEE Trans. Circuits Syst. II: Express Briefs, vol. 58, no. 4, pp. 210-214, April 2011.
G. K. Sharma, A. K. Johar, T. B. Kumar and D. Boolchandani, "Design and analysis of wide tuning range differential ring oscillator (WTR-DRO)", Analog Integr. Circuits Signal Process., vol. 103, pp. 17-29, April 2020.
J. M. Kim, S. Kim, I. Y. Lee, S. K. Han and S. G. Lee, "A low noise four-stage voltage controlled ring oscillator in deep-submicrometer CMOS technology", IEEE Trans. Circuits Syst. II: Express Briefs, vol. 60, no. 2, pp. 71-75, Feb. 2013.
I. Kovacs and M. Neag, "New dual-loop topology for ring VCOs based on latched delay cells", In proceedings of the IEEE international Symposium on Circuits and Systems (ISCAS), 2018, pp. 1-5.
T. Yoshio, T. Kihara and T. Yoshimura, "A 0.55 V back-gate controlled ring VCO for ADCs in 65 nm SOTB CMOS", In proceedings of the IEEE Asia Pacific Microwave Conference (APMC), 2017, pp. 946-948.
S. K. Saw, S. K. Yadav, M. Maiti, A. J. Mondal and A. Majumder, "A design approach of higher oscillation VCO made of CS amplifier with varying active load", Microsyst. Technol., vol. 26, pp. 1-10, Feb. 2020.
A. A. Abidi, "Phase Noise and Jitter in CMOS Ring Oscillators", IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1803-1816, Aug. 2006.
S. Pahlava and M. B. Ghaznavi-Ghoushchi, "1.45 GHz differential dual band ring based digitally-controlled oscillator with a reconfigurable delay element in 0.18 μm CMOS process", Analog Integr. Circuits Signal Process., vol. 89, no. 2, pp. 461-467, Nov. 2016.
M. Katebi, A. Nasri and S. Toofan, "A Wide Tuning Range and Low Phase Noise VCO using New capacitor Bank Structure", Majlesi J. Electr. Eng., vol. 12, pp. 95-103, 2018.
M. Katebi, A. Nasri, S. Toofan and H. Zolfkhani, "A Temperature Compensation Voltage Controlled Oscillator Using a Complementary to Absolute Temperature Voltage Reference", Int. J. Eng., vol. 32, no. 5, pp. 710-719, 2019.
Refbacks
- There are currently no refbacks.
ISSN: 0353-3670 (Print)
ISSN: 2217-5997 (Online)
COBISS.SR-ID 12826626