EXPLORING SUPPLY VOLTAGE AND TEMPERATURE VARIATION ON XOR-XNOR CELLS WITH CONVENTIONAL / NON-CONVENTIONAL TECHNIQUES

Uma Sharma, Mansi Jhamb

DOI Number
https://doi.org/10.2298/FUEE2402301S
First page
301
Last page
316

Abstract


This paper delves into a comprehensive exploration of conventional and unconventional design approaches applied in XOR-XNOR cells. These cells play a crucial role in various arithmetic logic circuits with substantial computational capacity within VLSI designs operating at low voltage and power levels. The paper investigates the difficulties linked with both conventional and non-conventional design strategies. Furthermore, it performs a relative evaluation of different XOR/XNOR cells documented in current literature concerning circuit design parameters. The results of this investigation indicate that the adoption of carbon nanotube field-effect transistor (CNTFET) technology in lower technology nodes significantly decrease circuit delay, while floating gate metal-oxide semiconductor (FGMOS) technology displays superior interpretation in terms of circuit power efficiency. The discussion also covers the utilization of FinFET technology in the creation of XOR/XNOR cells. This paper conducts an assessment of the voltage and temperature resilience of these XOR/XNOR cells. The analysis has been undertaken utilizing the HSPICE tool at 22nm technology node. The XOR/XNOR cell based on FGMOS demonstrates the highest resilience to voltage and temperature fluctuations. The major challenges encountered in the adoption of non-conventional technologies involve the lack of appropriate simulation models and the intricate fabrication processes. These challenges notably hinder the progress and adoption of these pioneering methodologies.

Keywords

Supply voltage resilience, temperature resilience, CNTFET, XOR/XNOR implementation, static CMOS and domino logic style, FinFET and FGMOS

Full Text:

PDF

References


R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic", IEEE Journal of Solid-State Circuits, vol. 32, no. 7, pp. 1079–1090, 1997.

J. Kandpal, A. Tomar, M. Agarwal and K. K. Sharma, "High-speed hybrid-logic full adder using high-performance 10-T XOR–XNOR cell", IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 28, no. 6, pp. 1413–1422, 2020.

S. Goel, A. Kumar and M. A. Bayoumi, "Design of robust, energy-efficient full adders for deep-submicrometer design using Hybrid-CMOS logic style", IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 14, no. 12, pp. 1309–1321, 2006.

C.H. Chang, J. Gu and M. Zhang, "A review of 0.18-/SPL Mu/M full adder performances for tree structured arithmetic circuits", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 6, pp. 686–695, 2005.

H. Naseri and S. Timarchi, "Low-power and fast full adder by exploring new XOR and XNOR gates", IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 26, no. 8, pp. 1481–1493, 2018.

U. Sharma and M. Jhamb, "A 0.7 V 0.144 µW frequency divider design with CNTFET-based master slave D-flip flop", Lecture Notes in Electrical Engineering, pp. 387–395, 2021.

U. Sharma and M. Jhamb, "A novel design of voltage and temperature resilient 9-T domino logic XOR /XNOR cell", Circuits, Systems, and Signal Processing, vol. 41, no. 11, pp. 6314–6332, 2022.

U. Sharma and M. Jhamb, "Efficient Design of FGMOS-Based Low-Power Low-Voltage XOR Gate", Circuits Syst Signal Process, vol. 42, pp. 2852–2871 (2023).

U. Sharma and M. Jhamb, "Design-Space Exploration of Conventional/Non-conventional Techniques for XOR/XNOR Cell" In: Lenka, T.R., Saha, S.K., Fu, L. (eds) Micro and Nanoelectronics Devices, Circuits and Systems. MNDCS 2023. Lecture Notes in Electrical Engineering, vol 1067. Springer, Singapore.

M. Gupta, R. Srivastava, and U. Singh, "Low-Voltage Low-Power FGMOS Based VDIBA and its application as universal filter", Microelectronics Journal, vol. 46, pp. 125–134, 2015.

R. Gupta, R. Gupta and S. Sharma, "A High-Speed, Low-Power, and Area-Efficient FGMOS-Based Full Adder", IETE journal of Research, 2019.

M. Kumngern, F. Khateb, T. Kulej, "Bulk-Driven Fully Balanced Second-Generation Current Conveyor in 0.18 µm CMOS", International Journal of Electronics and Communications (AEÜ), vol. 104, pp. 66–75, 2019.

M. Kumngern, F. Khateb, T. Kulej, "Extremely low-voltage low-power differential difference current conveyor using multiple-input bulk-driven technique", International Journal of Electronics and Communications, vol. 123, August 2020.

M. Bchir, I. Aloui, N.Hassen, "A bulk-driven quasi-floating gate FVF current mirror for low voltage, low power applications", Integration, the VLSI Journal, vol. 74, pp. 45–54, 2020.

S. Garg, T. K. Gupta. "Low power domino logic circuits in deep-submicron technology using CMOS. Engineering Science and Technology", an International Journal, vol. 21, no. 4, pp. 625–638

M. Hajiqasemi, H. Beitollahi, "A Novel Design of Domino XOR Gate", In the Proceedings of the 25th International Computer Conference, Computer Society of Iran (CSICC), Jan 2020.

P. Srivastava and A. Islam. "CNFET-based design of resilient MCML XOR/XNOR circuit at 16-NM technology node". Indian Journal of Engineering and Materials Sciences, vol. 22, no. 3, 261–267, 2015.

A. Islam, A. Imran and M. Hasan, "Variability analysis and finfet-based design of XOR and XNOR circuit", In the Proceedings of the 2nd International Conference on Computer and Communication Technology (ICCCT-2011).

P. Srivastava, A. K. Dwivedi and A. Islam, "Power - and variability-aware design of FinFET-based XOR circuit at nanoscale regime," In the Proceedings of the 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies, Ramanathapuram, India, 2014, pp. 440–444.

E. Tavakkoli and M. Aminian, "Design and analysis of energy‐efficient compressors based on low‐power XOR gates in carbon nanotube technology", IET Circuits, Devices & Systems, vol. 16, no. 3, pp. 240–256.

S. Hatefinasab, "CNTFET-based design of a high-efficient full adder using XOR logic", Journal of Nano- and Electronic Physics, 2016.

M. Moradi, M. Amini-Valashani and S. J. Azhari, "A New Circuit Level Technique for Leakage and Short Circuit Power Reduction of Static Logic Gates in 22 nm CMOS Technology", Circuits, Systems and Signal Processing, vol. 40, pp. 3536–3560, 2021.

D. Radhakrishnan, "Low-voltage low-power CMOS full adder", IEE Proc.-Circuits, Devices Syst., vol. 148, no. 1, pp. 19–24, Feb. 2001.

M. A. Valashani and S. Mirzakuchaki, "A novel fast, low-power and high-performance XOR-XNOR cell", in Proceedings of the IEEE Int. Symp. Circuits Syst. (ISCAS), May 2016, pp. 694–697.

M. Amini-Valashani, Majid, M. Ayat, S. Mirzakuchaki, "Design and analysis of a novel low-power and energy-efficient 18T hybrid full adder", Microelectron. Journal, vol. 74, pp. 49–59, 2018.

J. M. Wang, S. C. Fang and W. S. Feng, "New efficient designs for XOR and XNOR functions on the transistor level", IEEE Journal of Solid-State Circuits, vol. 29, no. 7, pp. 780–786, July 1994.

A. Shams, T. Darwish, and M. Bayoumi, "Performance analysis of lowpower 1-bit CMOS full adder cells", IEEE Transactions on Very Large Scale Integration (VLSI) systems, vol. 20, no. 7, pp. 20–29, July 2002.

J. Kandpal, A. Tomar and M. Agarwal, "Design and implementation of 20-T hybrid full adder for high-performance arithmetic applications", Microelectronics Journal, vol. 115, p. 105205.

S. Akhter and S. Chaturvedi, "A high speed 14 transistor full adder cell using novel 4 transistor XOR/XNOR gates based on dynamic CMOS logic", International Journal of Applied Engineering Research, vol. 9, no. 11, pp. 1551–1564, 2014.

A. Khan and S. Wairya, "Performance evaluation of highly efficient XOR and XOR-XNOR Topologies using CNTFET for Nano-computation", International Journal of Computing and Digital Systems, vol. 12, no. 1, pp. 225–236, 2022.

J.K. Saini, A. Srinivasulu and R. Kumawat, "Fast and energy efficient full adder circuit using 14 CNFETs", Solid State Electronics Letters, vol. 2, pp. 67–78, 2020.

P. Prakash, K. Mohana Sundaram and M. Anto Bennet, "A review on carbon nanotube field effect transistors for ultra-low power applications", Renewable and Sustainable Energy Reviews, vol. 89, pp. 194–203, 2018.

M. Aguirre-Hernandez and M. Linares-Aranda, "CMOS Full-Adders for Energy-Efficient Arithmetic Applications," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 4, pp. 718–721, April 2011.

G. Sasi, G. Athisha, S. Surya prakash, "Performance comparison for ripple carry adder using various logic design", Int. J. Innovative Technol. Explor. Engineering, vol. 8, no. 4S2, March 2019.

A. K. Kuna, K. Kandpal and K. B. R. Teja, "An investigation of FinFET based digital circuits for low power applications," In Proceedings of the 2017 International Conference on Circuit ,Power and Computing Technologies (ICCPCT), Kollam, India, 2017, pp. 1–6.

S. K. Saha, "Overview of FinFET device technology", FinFET Devices for VLSI Circuits and Systems, pp. 133–150, 2020.

M. Rostami and K. Mohanram, "Dual-Vth Independent-Gate FinFETs for Low Power Logic Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 3, pp. 337–349, March 2011.

H. Lee et al., "Sub-5nm All-Around Gate FinFET for Ultimate Scaling," In Proceedings of the 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers., Honolulu, HI, USA, 2006, pp. 58–59.

S. Musala and A. Srinivasulu, "FinFET based 4-BIT input XOR/XNOR logic circuit," In Proceedings of the 2016 International Conference on Applied Electronics (AE), Pilsen, Czech Republic, 2016, pp. 219–222.

N. Yadav, S. Khandelwal and S. Akashe, "Design and analysis of FINFET pass transistor based XOR and XNOR circuits at 45 nm technology," In Proceedings of the 2013 International Conference on Control, Computing, Communication and Materials (ICCCCM), Allahabad, India, 2013, pp. 1–5.

M. Alioto, G. Palumbo and M. Pennisi, "Understanding the Effect of Process Variations on the Delay of Static and Domino Logic," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 5, pp. 697–710, May 2010.

Nanoscale Integration and Modeling (NIMO) Group, Arizona State University (ASU), "Predictive Technology Model (PTM)," [Online]. Available: https://ptm.asu.edu/.


Refbacks

  • There are currently no refbacks.


ISSN: 0353-3670 (Print)

ISSN: 2217-5997 (Online)

COBISS.SR-ID 12826626