NANOTECHNOLOGY QCA-BASED SUB-COMPONENTS OF PROCESSOR DESIGN AND APPLICATION OF FUTURISTIC LOW-POWER DESIGN

Neeraj Kumar Misra, Nirupma Pathak, Bandan Kumar Bhoi, Seyed-Sajad Ahmadpour, Sankit R Kassa, Nima Jafari Navimipour

DOI Number
https://doi.org/10.2298/FUEE2501163M
First page
163
Last page
186

Abstract


Many devices consist of low-power processor. Quantum-dot-cellular-automata (QCA) based processor designs provide enhanced performance compared with conventional metal-oxide-semiconductor (MOS) based processors. Nanocomputing-based processors are often energy-efficient. We have developed Nanotechnology QCA-based different sub-components of processor such as 2-to-4 decoder, 3-to-8 decoder, Delay Flip-flop (D-FF), and sequence counter. A potential energy proof has been measured in the 2-to-4 decoder design. The synthesis approach algorithm has been presented for all designs. Further, the potential energy calculation results show for 2-to-4 decoder. According to the synthesis results 2-to-4 decoder has improved 82.3% cell count, 86% area, and 85% latency over previous work. Comparing the primitive results with the prior one, results improved by 64% and 76% in terms of cell count and area in the design of the 3-to-8 decoder. Among the different components of the processor is D-FF, which has an improvement of 66.37% in cell counts and 62.5% in area over the prior design.  Primitive results have improved, including latency, cell count, and area, showing the proposed processor design is comparable to low-power devices and high speed. In terms of balance power, the proposed subcomponent of the processor will benefit low power device.

Keywords

QCA, Computing, Processor, Sequence counter, Decoder, Nanotechnology, Algorithm, low Power

Full Text:

PDF

References


İ. Taştan, M. Karaca and A. Yurdakul, "Approximate CPU Design for IoT End-Devices with Learning Capabilities", Electronics, vol. 9, no. 1, p. 125, 2020.

D. Thomas, R. McPherson, G. Paul and J. Irvine, "Optimizing Power Consumption of Wi-Fi for IoT Devices: An MSP430 Processor and an ESP-03 Chip Provide a Power-Efficient Solution", IEEE Consum. Electron. Mag., vol. 5, no. 4, pp. 92-100, 2016.

J. Timler and C. S. Lent, "Power Gain and Dissipation in Quantum-Dot Cellular Automata", J. Appl. Phys., vol. 91, no. 2, pp. 823-831, 2002.

S.-S. Ahmadpour, N. J. Navimipour, S. Kassa, N. K. Misra and S. Yalcin, "An Ultra-Efficient Design of Fault-Tolerant 3-Input Majority Gate (FTMG) with an Error Probability Model Based on Quantum-Dots", Comput. Electr. Eng., vol. 110, p. 108865, 2023.

M. Patidar, D. A. Kumar, P. William, G. B. Loganathan, A. M. Billah and G. Manikandan, "Optimized Design and Investigation of Novel Reversible Toffoli and Peres Gates Using QCA Techniques", Measurement: Sensors, vol. 32, p. 101036, 2024.

S. R. Kassa, N. K. Misra and R. Nagaria, "Design, Synthesis and Assessment of QCA Primitives of 5-input Majority Gate in Field-Coupled QCA Nanotechnology", Optik, vol. 271, p. 170059, 2022.

N. K. Misra, B. Sen and S. Wairya, "Novel Conservative Reversible Error Control Circuits Based on Molecular QCA", Int. J. Comput. Appl. Technol., vol. 56, no. 1, pp. 1-17, 2017.

M. Kumar and T. N. Sasamal, "An Optimal Design of 2-to-4 Decoder Circuit in Coplanar Quantum-Dot Cellular Automata", Energy Procedia, vol. 117, pp. 450-457, 2017.

M. Kianpour and R. Sabbaghi-Nadooshan, "A Novel Quantum-Dot Cellular Automata CLB of FPGA", J. Comput. Electron., vol. 13, pp. 709-725, 2014.

R. Jayalakshmi and R. Amutha, "An Approach Towards Optimisation of 3 to 8 Decoder Using 5 Input Majority Gate with Coplanar Crossing in Quantum Dot Cellular Automata", AIP Conference Proceedings, vol. 1966, no. 1, p. 020039, May 2018.

R. Sherizadeh and N. J. Navimipour, "Designing a 2-to-4 Decoder on Nanoscale Based on Quantum-Dot Cellular Automata for Energy Dissipation Improving", Optik, vol. 158, pp. 477-489, 2018.

M. Kianpour and R. Sabbaghi-Nadooshan, "A Novel Modular Decoder Implementation in Quantum-Dot Cellular Automata (QCA)", In Proceedings of the 2011 International Conference on Nanoscience, Technology and Societal Implications, Dec. 2011, pp. 1-5.

M. Kianpour and R. Sabbaghi-Nadooshan, "A Conventional Design and Simulation for CLB Implementation of an FPGA Quantum-Dot Cellular Automata", Microprocess. Microsyst., vol. 38, no. 8, pp. 1046-1062, 2014.

T. Lantz and E. Peskin, "A QCA Implementation of a Configurable Logic Block for an FPGA", In Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig 2006), Sept. 2006, pp. 1-10.

T. Lantz, A QCA Implementation of a Look-Up Table for an FPGA, Graduate Paper, Electrical Engineering Department, Rochester Institute of Technology, 2006.

B. K. Bhoi, N. K. Misra and Prity Bharti, "Cost-Effective Quantum Dot Architecture of Decoder Circuit and its Futuristic Scope in the Nanoelectronics", Scientia Iranica Articles, in Press, 2022.

X. Yang, L. Cai and X. Zhao, "Low Power Dual-Edge Triggered Flip-Flop Structure in Quantum Dot Cellular Automata", Electron. Letters, vol. 46, no. 12, pp. 825-826, 2010.

A. Vetteth, K. Walus, V. S. Dimitrov and G. A. Jullien, "Quantum-Dot Cellular Automata of Flip-Flops", ATIPS Laboratory, vol. 2500, pp. 1-5, 2003.

S. Hashemi and K. Navi, "New Robust QCA D Flip Flop and Memory Structures", Microelectron. J., vol. 43, no. 12, pp. 929-940, 2012.

A. H. Majeed, E. Alkaldy, M. S. bin Zainal and D. Bin MD Nor, "Synchronous Counter Design Using Novel Level Sensitive T-FF in QCA Technology", J. Low Power Electron. Appl., vol. 9, no. 3, p. 27, 2019.

X. Yang, L. Cai, X. Zhao and N. Zhang, "Design and Simulation of Sequential Circuits in Quantum-Dot Cellular Automata: Falling Edge-Triggered Flip-Flop and Counter Study", Microelectron. J., vol. 41, no. 1, pp. 56-63, 2010.

S. Sheikhfaal, K. Navi, S. Angizi and A. H. Navin, "Designing High Speed Sequential Circuits by Quantum-Dot Cellular Automata: Memory Cell and Counter Study", Quantum Matter, vol. 4, no. 2, pp. 190-197, 2015.

S. Angizi, M. H. Moaiyeri, S. Farrokhi, K. Navi and N. Bagherzadeh, "Designing Quantum-Dot Cellular Automata Counters with Energy Consumption Analysis", Microprocess. Microsyst., vol. 39, no. 7, pp. 512-520, 2015.

M. M. Abutaleb, "Robust and Efficient Quantum-Dot Cellular Automata Synchronous Counters", Microelectron. J., vol. 61, pp. 6-14, 2017.

Z. Amirzadeh and M. Gholami, "Counters Designs with Minimum Number of Cells and Area in the Quantum-Dot Cellular Automata Technology," Int. J. Theor. Phys., vol. 58, no. 6, pp. 1758-1775, 2019.

K. Kaur, A. Kaur, Y. Gulzar and V. Gandhi, "Unveiling the Core of IoT: Comprehensive Review on Data Security Challenges and Mitigation Strategies", Front. Comput. Sci., vol. 6, p. 1420680, 2024.


Refbacks

  • There are currently no refbacks.


ISSN: 0353-3670 (Print)

ISSN: 2217-5997 (Online)

COBISS.SR-ID 12826626