DESIGN OF EFFICIENT COPLANAR COMPRATOR CIRCUIT IN QCA TECHNOLOGY
Abstract
Keywords
Full Text:
PDFReferences
H. Rashidi, A. Rezai, “High-performance full adder architecture in quantum-dot cellular automata,”J. Eng., vol. 2017, pp. 394–402, 2017.
D. Mokhtari, A. Rezai, H. Rashidi, F. Rabiei, S. Emadi, A. Karimi, “ Design of novel efficient full adder circuit for quantum-dot cellular automata technology, ” Facta Univ. Series: Electr. Energy, vol. 31, no. 2, pp. 279-285, 2018.
I. Edrisi Arani, A. Rezai, “Novel circuit design of serial-parallel multiplier in quantum-dot cellular automata technology”, J. Comput. Electr., 2018.
M. Niknejad Divshali, A. Rezai, A. Karimi, “Towards multilayer QCA SISO shift register based on efficient D-FF circuits”, Int. J. Theor. Phys., 2018.
H. Rashidi, A. Rezai, “Design of novel efficient multiplexer architecture for quantum-dot cellular automata,” J. Nano Electr. Phys., vol. 9, no. 1, pp. 1-7, 2017.
M. Balali, A. Rezai, H. Balali, F. Rabiei, S. Emadid, “Towards coplanar quantum-dot cellular automata adders based on efficient three-input XOR gate,” Result Phys., vol. 7, pp. 1389-1395, 2017.
H. Rashidi, A. Rezai, S. Soltani, “High-performance multiplexer architecture for quantum-dot cellular automata” J. Comput. Electr., vol. 15, pp. 968-981, 2016.
M. Balali, A. Rezai, “Design of low-complexity and high-speed coplanar four-bit ripple carry adder in QCA technology,” Int. J. Theor. Phys., pp. 1-13, 2018.
D. Bahrepour, “A novel full comparator design based on quantum-dot cellular automata,” Int. J. Inf. Electr. Eng., vol. 15, pp. 406-410, 2015.
J C. Das, D. De, “Reversible comparator design using quantum dot cellular automata,” IETE J. Res., vol. 62, pp. 323-330, 2016.
M D. Abdullah-Al-Shafi, A N. Bahar, “Optimized design and performance analysis of novel comparator and full adder in nanoscale,” Cogent Eng., vol. 3, 2016.
S. Sinha Roy, C. Mukherjee, S. Panda, A. K. Muchopadhyay, B. Maji, “Layered T comparator design using quantum-dot cellular automata,” IEEE Conf. Dev. Integ. Circ. (DevIC), pp. 90-94, 2017.
A. N. Bahar, S. Waheed,”A novel 3-input XOR function implementation in quantum dot-cellular automata with energy dissipation analysis,” Alexandria Eng. J., In Press, 2018.
J. C. Das, D. De, “Novel low power reversible binary incrementer design using quantum-dot cellular automata,” Microprocess Microsyst., vol. 42, pp. 10-23, 2016.
A. Sarker, MD. Badrul Alam Miah, “Design of 1-bit comparator using 2 dot 1 electron quantum-dot cellular automata,” Int. J. Adv. Comput. Sci. Appl., vol. 8, no. 3, pp. 481-485, 2017.
B. Ghosh, SH. Gupta, S Kumari, “Quantum dot cellular automata magnitude comparators,” IEEE Int. Conf. Electr. Dev. Solid State Circ. (EDSSC), pp. 1-2, 2012.
B. K. Bhoi, N. K. Misra, M. Pradhan, “A universal reversible gate architecture for designing n-bit comparator structure in quantum-dot cellular automata,” Int. J. Grid Distr. Comput., vol. 10, no. 9, pp. 33-46, 2017.
R. Akter, N Islam, S Waheed, “Implementation of reversible logic gate in quantum dot cellular automata,” Int. J. Comput. Appl., vol. 109, pp. 41-44, 2017.
M. Balali, A. Rezai, H. Balali, F. Rabiei, S. Emadid, “A novel design of 5-input majority gate in quantum-dot cellular automata technology,” IEEE Symp. Comput. Appl. Indust. Electr. (ISCAIE), pp. 13-16, 2017.
Refbacks
- There are currently no refbacks.
ISSN: 0353-3670 (Print)
ISSN: 2217-5997 (Online)
COBISS.SR-ID 12826626