COMPLEXITY REDUCTION OF TOFFOLI GATES REALIZATION OF BOOLEAN FUNCTIONS BASED ON FDD

Suzana Stojković, Milena Stanković, Claudio Moraga

DOI Number
-
First page
251
Last page
262

Abstract



Full Text:

PDF

References


D. Maslov, D. W. Miller and G. V. Duek, “Techniques for the synthesis of reversible Toffoli networks” ACM Transaction on Design Automation of Electronic Systems, Vol.12, No. 4, pp.42:1-42:20 (2007)

J. Zhong and J. C. Muzio, “Improved Implementation of a Reed-Muller spectra based reversible synthesis algorithm” In Proceedings of IEEE Pacific Rim Conference on Communication, Computers and Signal Processing, pp. 202-205 (2007)

P. Gupta, A. Agrawal and N. K. Jha, “An algorithm for synthesis of reversible logic circuits”, IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Vol. 25, No. 11, pp. 2317-2329 (2006)

R. Wille and R. Drechsler R, “BDD-based synthesis of reversible logic for large functions”, In Proceedings of Design Automation Conference, San Francisco, 2009, pp. 270-275

R. Wille and R. Drechsler, “Effect of BDD optimization on synthesis of reversible and quantum logic”, Electronic Notes in Theoretical Computer Science, No. 253, pp. 57-70 ( 2010)

M. Stankovic and S. Stojkovic, S, “Reversible synthesis in the Walsh-Hadamard domain”, In Lecture Notes of Computer Science, Vol. 6928, pp. 311-318, (2012)

M. Soeken, R. Wille and R. Drechsler, “Hierarchical synthesis of reversible circuits using positive and negative Davio decomposition”, In Proceedings of the Design and Test Workshop, Abu Dhabi, 2010, pp. 143-148

S. Minato, “Zero-suppressed BDDs for set manipulation in combinatorial problems”, In Proceedings of the 30th International Conference on Design Automation, 1993, pp. 272-277

A. Mishchenko, “An Introduction to Zero-Suppressed Binary Decision Diagrams”, Technical report 2001. (available on http://www.eecs.berkeley.edu/~alanmi/publications/2001/tech01_zdd.pdf )

C. Moraga, “Hybrid GF(2) – Boolean expressions for quantum computing circuits”, In Lecture Notes of Computer Science, Vol. 7156, pp. 54-63, (2012)

An online Resource for Reversible Functions and Circuits: http://revlib.org

R. Wille, M. Soeken and R. Drechsler, “Reducing the Number of Lines in Reversible Circuits”, In Proceedings of the DAC 2010, Anaheim, California, 2010, pp. 647-652

D. M. Miller, R. Wille and R. Drechsler, “Reducing reversible circuits cost by adding lines”, In Proceedings of International Symposium on Multi-Valued Logic, Barcelona, Spain, 2010, pp. 217-222


Refbacks

  • There are currently no refbacks.


ISSN: 0353-3670 (Print)

ISSN: 2217-5997 (Online)

COBISS.SR-ID 12826626