PARALLEL MATRIX MULTIPLICATION CIRCUITS FOR USE IN KALMAN FILTERING
Abstract
In this work we propose several ways of the CMOS implementation of a circuit for the multiplication of matrices. We mainly focus on parallel and asynchronous solutions, however serial and mixed approaches are also discussed for the comparison. Practical applications are the motivation behind our investigations. They include fast Kalman filtering commonly used in automotive active safety functions, for example. In such filters, numerous time-consuming operations on matrices are performed. An additional problem is the growing amount of data to be processed. It results from the growing number of sensors in the vehicle as fully autonomous driving is developed. Software solutions may prove themselves to be insuffucient in the nearest future. That is why hardware coprocessors are in the area of our interests as they could take over some of the most time-consuming operations. The paper presents possible solutions, tailored to specific problems (sizes of multiplied matrices, number of bits in signals, etc.). The estimates of the performance made on the basis of selected simulation and measurement results show that multiplication of 3×3 matrices with data rate of
20 100 MSps is achievable in the CMOS 130 nm technology.
Keywords
Full Text:
PDFReferences
Komorkiewicz, M., Turek, K., Skruch, P., Kryjak, T., Gorgo´n, M., “FPGA-based hardware-in-the-loop environment using video injection concept for
camera-based systems in automotive applications”, Proc. of the Conference on Design & Architectures for Signal & Image Processing (DASIP), Book
Series: J.F. Nezan (Ed.) Conference on Design and Architectures for Signal and Image Processing, Rennes, France, Oct. 2016, pp. 183-190.
Dlugosz, R., Szulc, M., Kolasa, M., Skruch, P., Kogut, K., Markiewicz, P., Orlowski, M., Rozewicz, M., Ryszka, A., Sasin, D., Talaska, T., “Design and
optimization of hardware-efficient filters for active safety algorithms,” SAE International Journal of Passenger Cars – Electronic and Electrical Systems,
Vol. 8, No. 1, doi: 10.4271/2015-01-0152, 2015.
Skruch, P., Dlugosz, M., Mitkowski, W., “Mathematical methods for verification of microprocessor-based PID controllers for improving their reliability,”
Eksploatacja i Niezawodnosc – Maintenance and Reliability, vol. 17, no. 2, pp. 327-333, 2015.
Markiewicz, P., Kogut, K., Ró˙zewicz, M., Skruch, P., Starosolski, R., “Occupancy grid fusion prototyping using automotive virtual validation environment,”
ICCMA 2018: Proceedings of the 6th International Conference on Control, Mechatronics and Automation, pp. 81-85, 12-14.10.2018, Tokyo, Japan.
Komorkiewicz, M., Kryjak, T., Chuchacz-Kowalczyk, K., Skruch, P., Gorgo´n, M., “FPGA based system for real-time structure from motion computation,”
Proceedings of the DASIP 2015 Conference on Design & Architectures for Signal & Image Processing, Nov. 2015, Kraków, Poland.
D. Stepner, N.Rajan, D.Hui “Embedded Application Design Using a Real-Time OS” 36th Design Automation Conference, New Orleans, LA, USA, Jun.
R.E. Kalman, “A new approach to linear filtering and prediction problems”, Transactions of the ASME Journal of Basic Engineering, Vol. 82 (Series
D), 1960, pp.35-45.
S. Gannot, D. Burshtein, E. Weinstein, “Iterative and Sequential Kalman Filter-Based Speech Enhancement Algorithms”, IEEE Transactions on Speech
and Audio Processing, Vol. 6, No. 4, July 1998.
G. Hugh Elkaim, “The Atlantis Project: A GPS-Guided Wing-Sailed Autonomous Catamaran”, Journal of the institute of navigation, Vol. 53, Iss. 4,
Winter 2006.
Shunyi Zhao, Yuriy S. Shmaliy, Fei Liu, “Fast Kalman-Like Optimal Unbiased FIRFiltering With Applications”, IEEE Transactions on Signal Processing,
Vol. 64, No. 9, May 2016.
M. W. M. Gamini Dissanayake, P.Newman, S. Clark, H. F. Durrant-Whyte, M. Csorba, “A Solution to the Simultaneous Localization and Map Building
(SLAM) Problem”, IEEE Transactions on Robotics and Automation, Vol. 17, No. 3, June 2001.
R. Frohwirth, “Application of Kalman Filtering to Track and Vertex Fitting”, Nuclear Instruments and Methods in Physics Research, Vol. 262, Iss. 2-3,
, pp.444-450.
B. Shalom, X.R. Li, “Estimation and Tracking: Principles, Techniques and Software”, Artech House Boston, ISBN 10: 0890066434 ISBN 13:
, 1993
L.Xia, F.Liu, “Wavelength assignement of parallel matrix multiplication communication patterns on a class of regular WDM optical networks”, Computer
Engineering and Application, Vol. 43, Iss. 28, 2007, pp.131-133.
Y. Song, R. Jiao, D. Zhang, D. Gao, “Performance Analysis for Matrix-Multiplication Based on an Heterogeneous Multi-core SoC”, IEEE 11th
International Conference on ASIC (ASICON), DOI: 10.1109/ASICON.2015.7517181, Nov. 2015, Chengdu, China.
L.Ni, Y. Wang, H. Yu, W.Yang, C.Weng, J.Zhao, “An Energy – efficient Matrix Multiplication Accelerator by Distributed In-memory Computing on
Binary RRAM Crossbar”, 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 2016.
S. Gannot, D. Burshtein, E. Weinstein, “Iterative and Sequential Kalman Filter-Based Speech Enhancement Algorithms”, IEEE Transactions on Speech
and Audio Processing, Vol. 6, No. 4, July 1998.
G. Hugh Elkaim, “The Atlantis Project: A GPS-Guided Wing-Sailed Autonomous Catamaran”, Journal of the institute of navigation, Vol. 53, Iss. 4,
Winter 2006.
R. Frohwirth, “Application of Kalman Filtering to Track and Vertex Fitting”, Nuclear Instruments and Methods in Physics Research, Vol. 262, 1987,
pp.444-450.
Rong Lin, “A Reconfigurable Low-power High-Performance Matrix Multiplier Architecture With Borrow Parallel Counters”, International Parallel and
Distributed Processing Symposium (IPDPS’03), Nice, France, Apr 2003.
P. Saha, A. Banerjee, P. Bhattacharyya, A. Dandapat, “Improved matrix multiplier design for high-speed digital signal processing applications”, IET
Circuits, Devices & Systems, doi: 10.1049/iet-cds.2013.0117, Aug 2013, pp.27-37.
M. Bavandpour, M. R. Mahmoodi, D. B. Strukov, “Energy-Efficient Time-Domain Vector-by-Matrix Multiplier for Neurocomputing and Beyond”, IEEE
Transactions on Circuits and Systems II: Express Briefs, DOI: 10.1109/TCSII.2019.2891688, Jan 2019.
R. Genov, G. Cauwenberghs, “Charge-Mode Parallel Architecture for Vector–Matrix Multiplication”, IEEE Transactions on Circuits and Systems—II:
Analog and Digital Signal Processing, Vol. 48, No. 10, Oct. 2001, pp.930-936.
Bozic, S M “Digital and Kalman Filtering”, Edward Arnold, London 1979.
H.R.Naghizadeh, M.S.Moghadam, S.I.Tous, A.Golmakani “Design of Two High Performance 1-Bit CMOS Full Adder Cells”, International Journal of
Computing and Digital Systems, 2013.
Raushan Kumar, Sahadev Roy, and C.T. Bhunia, “Low-Power High-Speed Double Gate 1-bit Full Adder Cell”, International Journal of Electronics and
Telecommunications, Vol. 62, No. 4, pp. 329-334, 2016.
S.-M. Kang, Y. Leblebici, CMOS digital integrated circuits, Tata McGraw-Hill Education, 2003.
R. Shalem, E. John, and E. John, “A novel low power energy recovery full adder cell,” Proceedings IEEE 9 th Great Lakes Symposium on VLSI, 1999,
pp. 380-383.
M. Banach, T. Tala´ska, J. Dalecki, R Długosz, “New Technologies for Smart Cities - High Resolution Air Pollution Maps Based on Intelligent Sensors”,
Concurrency and Computation: Practice and Experience, Wiley, 2019, DOI: e5179. 10.1002/cpe.5179.
Refbacks
- There are currently no refbacks.
ISSN: 0353-3670 (Print)
ISSN: 2217-5997 (Online)
COBISS.SR-ID 12826626