A LATENCY OPTIMIZED BIASED IMPLEMENTATION STYLE WEAK-INDICATION SELF-TIMED FULL ADDER

Padmanabhan Balasubramanian

DOI Number
-
First page
657
Last page
671

Abstract


This article presents a biased implementation style weak-indication self-timed full adder design that is latency optimized. The proposed full adder is constructed using the delay-insensitive dual-rail code and adheres to 4-phase handshaking. Performance comparisons of the proposed full adder vis-à-vis other strong and weak-indication full adders are done on the basis of a 32-bit self-timed carry-ripple adder architecture, with the full adders and ripple carry adders realized using a 32/28nm CMOS process. The results show that the proposed full adder leads to reduction in latency by 63.3% against the best of the strong-indication full adders whilst reporting decrease in area by 10.6% and featuring comparable power dissipation. On the other hand, when compared with the existing optimized weak-indication full adder, the proposed full adder is found to minimize the latency by 25.1% whilst causing an increase in area by just 1.6%, however, with no associated power penalty.

Full Text:

PDF

References


Semiconductor Industry Association’s ITRS report. Available: http://www.itrs.net

S. Kundu and A. Sreedhar, Nanoscale CMOS VLSI Circuits: Design for Manufacturability, McGraw-Hill, USA, 2010.

N.C. Paver, P. Day, C. Farnsworth, D.L. Jackson, W.A. Lien and J. Liu, “A low-power, low noise, configurable self-timed DSP”, In Proceedings of the 4th International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1998, pp. 32-42.

G.F. Bouesse, G. Sicard, A. Baixas and M. Renaudin, “Quasi delay insensitive asynchronous circuits for low EMI”, In Proceedings of the 4th International Workshop on Electromagnetic Compatibility of Integrated Circuits, 2004, pp. 27-31.

C.H. Van Kees Berkel, M.B. Josephs and S.M. Nowick, “Scanning the technology applications of asynchronous circuits”, Proceedings of the IEEE, vol. 87, pp. 223-233, 1999.

K.J. Kulikowski, V. Venkataraman, Z. Wang, A. Taubin and M. Karpovsky, “Asynchronous balanced gates tolerant to interconnect variability”, In Proceedings of the IEEE International Symposium on Circuits and Systems, 2008, pp. 3190-3193.

I.J. Chang, S.P. Park and K. Roy, “Exploring asynchronous design techniques for process-tolerant and energy-efficient subthreshold operation”, IEEE Journal of Solid-State Circuits, vol. 45, pp. 401-410, 2010.

O.C. Akgun, J. Rodrigues and J. Sparsø, “Minimum-energy sub-threshold self-timed circuits: design methodology and a case study”, In Proceedings of the 16th IEEE International Symposium on Asynchronous Circuits and Systems, 2010, pp. 41-51.

I. David, R. Ginosar and M. Yoeli, “Self-timed is self-checking”, Journal of Electronic Testing: Theory and Applications, vol. 6, pp. 219-228, 1995.

Z.C. Yu, S.B. Furber and L.A. Plana, “An investigation into the security of self-timed circuits”, In Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, 2003, pp. 206-215.

D. Sokolov, J. Murphy, A. Bystrov and A. Yakovlev, “Design and analysis of dual-rail circuits for security applications”, IEEE Transactions on Computers, vol. 54, pp. 449-460, 2005.

D. Koppad and A. Efthymiou, “BIST for strongly-indicating asynchronous circuits”, In Proceedings of the 17th IFIP International Conference on Very Large Scale Integration, 2009, pp. 215-218.

A. Efthymiou, “Initialization-based test pattern generation for asynchronous circuits”, IEEE Transactions on VLSI Systems, vol. 18, pp. 591-601, 2010.

J. Sparsø and S. Furber (Editors), Principles of Asynchronous Circuit Design: A Systems Perspective, Kluwer Academic Publishers, Netherlands, 2001.

T. Verhoeff, “Delay-insensitive codes – an overview”, Distributed Computing, vol. 3, pp. 1-8, 1998.

B. Bose, “On unordered codes”, IEEE Transactions on Computers, vol. 40, pp. 1-8, 1988.

C.L. Seitz, “System Timing”, in Introduction to VLSI Systems, C. Mead and L. Conway (Editors), pp. 218-262, Addison-Wesley, Reading, Massachusetts, USA, 1980.

P. Balasubramanian and D.A. Edwards, “Efficient realization of strongly indicating function blocks”, In Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2008, pp. 429-432.

P. Balasubramanian and D.A. Edwards, “A new design technique for weakly indicating function blocks”, In Proceedings of the 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, 2008, pp. 116-121.

C. Jeong and S.M. Nowick, “Block-level relaxation for timing-robust asynchronous circuits based on eager evaluation”, In Proceedings of the 14th IEEE International Symposium on Asynchronous Circuits and Systems, pp. 95-104, 2008.

A.J. Martin, “Asynchronous datapaths and the design of an asynchronous adder”, Formal Methods in System Design, vol. 1, pp. 117-137, 1992.

P. Balasubramanian and D.A. Edwards, “A delay efficient robust self-timed full adder”, In Proceedings of the 3rd International Design and Test Workshop, 2008, pp. 129-134.

J. Sparsø and J. Staunstrup, “Delay-insensitive multi-ring structures”, Integration, the VLSI Journal, vol. 15, pp. 313-340, 1993.

P. Balasubramanian and D.A. Edwards, “Self-timed realization of combinational logic”, In Proceedings of the 19th International Workshop on Logic and Synthesis, 2010, pp. 55-62.

P. Balasubramanian, R. Arisaka and H.R. Arabnia, “RB_DSOP: a rule based disjoint sum of products synthesis method”, In Proceedings of the 12th International Conference on Computer Design, 2012, pp. 39-43.

A.J. Martin, “The limitation to delay-insensitivity in asynchronous circuits”, In Proceedings of the 6th MIT Conference on Advanced Research in VLSI, 1990, pp. 263-278.

P. Balasubramanian and N.E. Mastorakis, “Timing analysis of quasi-delay-insensitive ripple carry adders – a mathematical study”, In Proceedings of the 3rd European Conference of Circuits Technology and Devices, 2012, pp. 233-240.

P. Balasubramanian and N.E. Mastorakis, “QDI decomposed DIMS method featuring homogeneous/ heterogeneous data encoding”, In Proceedings of the International Conference on Computers, Digital Communications and Computing, 2011, pp. 93-101.

Synopsys Digital Standard Cell Library SAED_EDK32/28_CORE Databook, Revision 1.0.0, 2012.

N.P. Singh, “A design methodology for self-timed systems”, M.Sc. Thesis, MIT Laboratory for Computer Science Technical Report TR-258, 1981.

W.B. Toms, “Synthesis of quasi-delay-insensitive datapath circuits”, PhD Thesis, The University of Manchester, UK, 2006.

B. Folco, V. Bregier, L. Fesquet and M. Renaudin, “Technology mapping for area optimized quasi delay insensitive circuits”, In Proceedings of the IFIP International Conference on Very Large Scale Integration, 2005, pp. 146-151.

W.B. Toms and D.A. Edwards, “A complete synthesis method for block-level relaxation in self-timed datapaths”, In Proceedings of the 10th International Conference on Application of Concurrency to System Design, 2010, pp. 24-34.


Refbacks

  • There are currently no refbacks.


ISSN: 0353-3670 (Print)

ISSN: 2217-5997 (Online)

COBISS.SR-ID 12826626