MODELING OF HOT-CARRIER DEGRADATION BASED ON THOROUGH CARRIER TRANSPORT TREATMENT

Stanislav Tyaginov, Yannick Wimmer, Tibor Grasser

DOI Number
-
First page
479
Last page
508

Abstract


We present and validate a physics-basedmodel for hot-carrier degradation. The model is based on a thorough carrier transport treatment by means of an exact solution of the Boltzmann transport equation. Such important ingredients relevant for hot-carrier degradation as the competing mechanisms of bond dissociation, electron-electron scattering, the activation energy reduction due to the interaction of the dipole moment of the bond with the electric field as well as statistical fluctuations of this energy are incorporated in our approach. The model is validated in order to represent the linear drain current change in three different devices subjected to hot-carrier stress under different conditions. The main demand is that the model has to use a unique set of parameters. We analyze the importance of all the model ingredients, especially the role of electron-electron scattering. We check the idea that the channel/gate length of
the device alone is not enough to judge whether electron-electron scattering is important or not and instead a combination of the device topology and stress conditions needs to be used.

Full Text:

PDF

References


E. Nicollian, C. Berglund, P. Schmidt, and J. Andrews, “Electrochemical Charging of Thermal SiO2 Films by Injected Electron Currents,” Journ. Appl. Phys., vol. 42, no. 12, pp. 5654–5664, 1971.

T. Ning, P. Cook, R. Dennard, C. Osburn, S. Schuster, and H. Yu, “1 μm MOST VLSI Technology – Part IV: Hot-electron Design Constraints,” IEEE Trans. Eelectron Dev., vol. 26, pp. 346–353, 1979.

C. Hu, “Lucky Electron Model for Channel Hot Electron Emission,” in Proc. International Electron Devices Meeting (IEDM), pp. 22–25, 1979.

W. McMahon, K. Matsuda, J. Lee, K. Hess, and J. Lyding, “The Effects of a Multiple Carrier Model of Interface States Generation of Lifetime Extraction for MOSFETs,” in Proc. Int. Conf. Mod. Sim. Micro, vol. 1, pp. 576–579, 2002.

W. McMahon and K. Hess, “A Multi-Carrier Model for Interface Trap Generation,” Journal of Computational Electronics, vol. 1, no. 3, pp. 395–398, 2002.

A. Bravaix, C. Guerin, V. Huard, D. Roy, J. Roux, and E. Vincent, “Hotcarrier Acceleration Factors for Low Power Management in DC-AC Stressed 40nm NMOS Node at High Temperature,” in Proc. International Reliability

Physics Symposium (IRPS), pp. 531–546, 2009.

A. Bravaix and V. Huard, “Hot-Carrier Degradation Issues in Advanced CMOS Nodes,” in Proc. European Symposium on Reliability of Electron Devices Failure Physics and Analysis (ESREF), tutorial, 2010.

S. Rauch and G. L. Rosa, “CMOS Hot Carrier: From Physics to End Of Life Projections, and Qualification,” in Proc. International Reliability Physics Symposium (IRPS), tutorial, 2010.

S. Tyaginov, I. Starkov, H. Enichlmair, J. Park, C. Jungemann, and T. Grasser, “Physics-Based Hot-Carrier Degradation Models (invited),” ECS Transactions, vol. 35, no. 4, pp. 321–352, 2011.

S. Tyaginov and T. Grasser, “Modeling of Hot-Carrier Degradation: Physics and Controversial Issues,” in Proc. International Integrated Reliability Workshop (IIRW), pp. 206–215, 2012.

C. Hu, S. Tam, F. Hsu, P.-K. Ko, T.-Y. Chan, and K. Terrill, “Hot-electroninduced MOSFET Degradation Model, Monitor and Improvement,” IEEE Trans. Electron Dev., vol. 48, no. 4, pp. 375–385, 1985.

D. DiMaria and J. Stasiak, “Trap Creation in Silicon Dioxide Produced by Hot Electrons,” Journ. Appl. Phys., vol. 65, no. 6, pp. 2342–2356, 1989.

D. DiMaria and J. Stathis, “Anode Hole Injection, Defect Generation, and Breakdown in Ultrathin Silicon Dioxide Films,” Journ. Appl. Phys., vol. 89,

no. 9, pp. 5015–5024, 2001.

S. Rauch and G. L. Rosa, “The Energy Driven Paradigm of NMOSFET Hot Carrier Effects,” in Proc. International Reliability Physics Symposium (IRPS), 2005.

S. Rauch and G. L. R. and, “The Energy-Driven Paradigm of NMOSFET Hot-Carrier Effects,” IEEE Trans. Dev. Material. Reliab., vol. 5, no. 4, pp. 701–705, 2005.

E. Takeda and N. Suzuki, “An Empirical Model for Device Degradation due to Hot-Carrier Injection,” IEEE Electron Dev. Lett., vol. 4, no. 5, pp. 111–113, 1983.

B. Doyle, M. Bourcerie, C. Bergonzoni, R. Benecchi, A. Bravis, K. Mistry, and A. Boudou, “The Generation and Characterization of Electron and Hole Traps Created by Hole Injection During Low Gate Voltage Hot-Carrier Stressing of

n-MOS Transistors,” IEEE Trans. Electron Dev., vol. 37, no. 8, pp. 1869–1876, 1990.

K. Mistry and B. Doyle, “A Model for AC Hot-Carrier Degradation in nchannel MOSFETs,” IEEE Electron Dev. Lett., vol. 12, no. 9, pp. 492–494, 1991.

J.-S. Goo, Y.-G. Kim, H. Lee, H.-Y. Kwon, and H. Shin, “An Analytical Model for Hot-carrier-induced Degradation of Deep-submicron n-channel LDD MOSFETs,” Solid-State Electron., vol. 38, no. 6, pp. 1191–1196, 1995.

R. Dreesen, K. Croes, J. Manca, W. D. Ceunick, L. D. Schepper, A. Pergoot, and G. Groeseneken, “A New Degradation Model and Lifetime Extrapolation Technique for Lightly Doped Drain nMOSFETs under Hot-Carrier Degradation,”

Microel. Reliab., vol. 41, pp. 437–443, 2001.

P. Moens, G. van den Bosch, and G. Groeseneken, “Competing Hot Carrier Degradation Mechanisms in Lateral n-type DMOS Transistors,” in Proc. International Reliability Physics Symposium (IRPS), pp. 214–221, 2003.

P. Moens, J. Mertens, F. Bauwens, P. Joris, W. D. Ceuninck, and M. Tack, “A Comprehensive Model for Hot Carrier Degradation in LDMOS Transistors,” in Proc. International Reliability Physics Symposium (IRPS), pp. 492–497, 2007.

C. Guerin, V. Huard, and A. Bravaix, “The Energy-Driven Hot Carrier Degradation Modes,” in Proc. International Reliability Physics Symposium (IRPS), pp. 692–693, 2007.

A. Bravaix, V. Huard, D. Goguenheim, and E. Vincent, “Hot-carrier to coldcarrier device lifetime modeling with temperature for low power 40nm si-bulk nmos and pmos fets,” in Proc. International Electron Devices Meeting (IEDM), pp. 622–625, 2011.

S. Tyaginov, I. Starkov, O. Triebl, J. Cervenka, C. Jungemann, S. Carniello, J. Park, H. Enichlmair, M. Karner, C. Kernstock, E. Seebacher, R. Minixhofer, H. Ceric, and T. Grasser, “Hot-Carrier DegradationModeling Using Full-Band

Monte-Carlo Simulations,” in Proc. International Symposium on the Physical & Failure Analysis of Integrated Circuits (IPFA), 2010.

S. Tyaginov, I. Starkov, O. Triebl, J. Cervenka, C. Jungemann, S. Carniello, J. Park, H. Enichlmail, C. Kernstock, E. Seebacher, R. Minixhofer, H. Ceric, and T. Grasser, “Interface Traps Density-of-states as a Vital Component for Hot-carrier Degradation Modeling,” Microelectronics Reliability, vol. 50,

pp. 1267–1272, 2010.

S. Tyaginov, I. Starkov, O. Triebl, H. Enichlmair, C. Jungemann, J. Park, H. Ceric, and T. Grasser, “Secondary Generated Holes as a Crucial Component for Modeling of HC Degradation in High-voltage n-MOSFET,” in Proc.

International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp. 123–126, 2011.

S. Rauch, F. Guarin, and G. La Rosa, “Impact of E-E Scattering to the Hot Carrier Degradation of Deep Submicron NMOSFETs,” IEEE Electron Dev. Lett., vol. 19, no. 12, pp. 463–465, 1998.

S. Rauch, G. La Rosa, and F. Guarin, “Role of E-E Scattering in the Enhancement of Channel Hot Carrier Degradation of Deep-Submicron NMOSFETs at high Vgs Conditions,” IEEE Trans. Dev. Material. Reliab., vol. 1, no. 2, pp. 113–119, 2001.

Y. Randriamihaja, V. Huard, X. Federspiel, A. Zaka, P. Palestri, D. Rideau, and A. Bravaix, “Microscopic Scale Characterization and Modeling of Transistor Degradation Under HC Stress,” Microel. Reliab., vol. 52, no. 11, pp. 2513–2520, 2012.

Y. Randriamihaja, X. Federspiel, V. Huard, A. Bravaix, and P. Palestri, “New Hot Carrier Degradation Modeling Reconsidering the Role of EES in Ultra Short n-channel MOSFETs,” in Proc. International Reliability Physics Symposium (IRPS), pp. 1–5, 2013.

B. Tuttle and C. V. de Walle, “Structure, Energetics, and Vibrational Properties of Si-H Bond Dissociation in Silicon,” Phys. Rev. B, vol. 59, no. 20, pp. 12884–12889, 1999.

K. Hess, I. C. Kizilyalli, and J. W. Lyding, “Giant Isotope Effect in Hot Electron Degradation of Metal Oxide Silicon Devices,” IEEE Trans Electron Dev., vol. 45, no. 2, pp. 406–416, 1998.

K. Hess, L. Register, B. Tuttle, J. Lyding, and I. Kizilyalli, “Impact of Nanostructure Research on Conventional Solid-State Electronics: the Giant Isotope Effect in Hydrogen Desorption and CMOS Lifetime,” Physica E, vol. 3, pp. 1–7, 1998.

T. Mizuno, A. Toriumi, M. Iwase, M. Takanashi, H. Niiyama, M. Fukmoto, and M. Yoshimi, “Hot-carrier Effects in 0.1μm Gate Length CMOS Devices,” in Proc. International Electron Devices Meeting (IEDM), pp. 695–698, 1992.

K. Stokbro, C. Thirstrup, M. Sakurai, U. Quaade, B. Y.-K. Hu, F. Perez-Murano, and F. Grey, “STM-Induced Hydrogen Desorption via a Hole Resonance,” Phys. Rev. Lett., vol. 80, pp. 2618–2621, 1998.

M. Budde, G. L¨upke, E. Chen, X. Zhang, N. H. Tolk, L. C. Feldman, E. Tarhan, A. K. Ramdas, and M. Stavola, “Lifetimes of Hydrogen and Deuterium Related Vibrational Modes in Silicon,” Phys. Rev. Lett., vol. 87, no. 4, pp. 1455–1461, 2001.

R. Walkup, D. Newns, and P. Avouris, “Role of Mutliple Inelastic Transistions in Atom Transfer with the Scanning Tunneling Microscope,” Phys. Rev. B, vol. 48, no. 3, pp. 1858–1861, 1993.

J. Lyding, K. Hess, and I. Kizilyalli, “Reduction of Hot Electron Degradation in Metal Oxide Semiconductor Transistors by Deuterium Processing,” Appl. Phys. Lett., vol. 68, no. 18, pp. 2526–2528, 1996.

K. Hess, B. Tuttle, F. Register, and D. Ferry, “Magnitude of the Threshold Energy for Hot Electron Damage in Metal-Oxide-Semiconductor Field Effect Transistors by Hydrogen Desorption,” Appl. Phys. Lett., vol. 75, no. 20, pp. 3147–3149, 1999.

M. Song, K. MacWilliams, and C. Woo, “Comparison of NMOS and PMOS Hot Carrier Effects from 300 to 77 K,” IEEE Trans Electron Dev., vol. 44, no. 2, pp. 268–276, 1997.

J. Wang-Ratkovic, R. Lacoe, K. Williams, M. Song, S. Brown, and G. Yabiku, “New Understanding of LDD CMOS Hot-Carrier Degradation and Device Lifetime at Cryogenic Temperatures,” in Proc. International Reliability Physics Symposium (IRPS), pp. 312–314, 2003.

I. Starkov, S. Tyaginov, H. Enichlmair, J. Park, H. Ceric, and T. Grasser, “Analysis of Worst-Case Hot-Carrier Degradation Conditions in the Case of n- and p-channel High-Voltage MOSFETs,” in Proc. International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp. 127–

, 2011.

W. Qin, W. Chim, D. H. Chan, and C. Lou, “Modelling the Degradation in the Subthreshold Characteristics of Submicrometre LDD PMOSFETs under Hot-Carrier Stressing,” Semicond. Sci. Technol., vol. 13, no. 5, pp. 453–459, 1998.

S. Manzini and A. Gallerano, “Avalanche Injection of Hot Holes in the Gate Oxide of LDMOS,” Solid-State Electron., vol. 44, no. 1, pp. 1325–1330, 2000.

E. Li, E. Rosenbaum, J. Tao, G.-F. Yeap, M. Lin, and P. Fang, “Hot-carrier Effects in nMOSFETs in 0.1 μm CMOS Technology,” in Proc. International Reliability Physics Symposium (IRPS), pp. 253–258, 1999.

C. Lin, S. Biesemans, L. Han, K. Houlihan, T. Schiml, K. Schruefer, C. Wann, and R. Markhopf, “Hot Carrier Reliability for 0.13 μm CMOS Technology with Dual Gate Oxide Thickness,” in Proc. International Electron Devices Meeting (IEDM), pp. 135–138, 2000.

R. Woltjer, A. Hamada, and E. Takeda, “PMOSFET Hot Carrier Damage: Oxide Charge and Interface States,” Semicond Sci. Technol., vol. 7, pp. pp. B581–B584, 1992.

A. Bravaix, D. Goguenheim, N. Revil, and E. Vincent, “Hole Injection Enhanced Hot-Carrier Degradation in PMOSFETs Used for Systems on Chip Applications with 6.5-2 nm Thick Gate Oxides,” Microel. Reliab., vol. 44, no. 1, pp. 65–77, 2004.

J. Bude and K. Hess, “Thresholds of Impact Ionization in Semiconductors,” Journal of Applied Physics, vol. 72, no. 8, pp. 3554–3561, 1992.

F. Venturi, E. Sangiorgi, and B. Ricco, “The Impact of Voltage Scaling on Electron Heating and Device Performance of Submicrometer MOSFET’s,” IEEE Trans. Electron Dev., vol. 38, no. 8, pp. 1895–1904, 1991.

J. Chung, M. Jeng, J. Moon, P. Ko, and C. Hu, “Low-voltage hot-electron currents and degradation in deep-submicrometer mosfets,” IEEE Trans. Electron Dev., vol. 37, pp. 1651–1657, 1990.

P. Childs and C. Leung, “New Mechanism of Hot Carrier Generation in Very Short Channel MOSFETs,” Electronics Letters, vol. 31, no. 2, pp. 139–141, 1995.

P. Childs and C. Leung, “A Onedimensional Solution of the Boltzmann Transport Equation Including Eelectron–Electron Interactions,” Journal of Applied Physics, vol. 79, no. 1, pp. 222–227, 1996.

F.-C. Hsu and K.-Y. Chu, “Temperature Dependence of Hot-Electron Induced Degradation in MOSFETs,” IEEE Electron Dev. Lett., vol. 5, no. 5, pp. 148–150, 1984.

P. Heremans, G. V. den Bosch, R. Bellens, G. Groseneken, and H. Maes, “Temperature Dependence of the Channel Hot-Carrier Degradation of n-channel MOSFETs,” IEEE Trans. Electron Dev., vol. 37, no. 4, pp. 980–992, 1990.

A. Bravaix, D. Goguenheim, N. Revil, E. Vincent, M. Varrot, and P. Mortini, “Analysis of High Temperatures Effects on Performance and Hot-Carrier Degradation in DC/AC Stressed 0.35 μm n-MOSFETs,” Microel. Reliab., vol. 39, no. 1, pp. 35–44, 1999.

H. Enichlmair, S. Carniello, J. Park, and R. Minixhofer, “Analysis of Hot Carrier Effects in a 0.35 μm High Voltage n-channel LDMOS,” Microel. Reliab., vol. 47, no. 9-11, pp. 1439–1443, 2007.

K. Lee, O. Yoo, R. Choi, B. Lee, J. Lee, H.-D. Lee, and Y.-H. Jeong, “PBTIAssociated High-Temperature Hot Carrier Degradation of nMOSFETs with Metal-Gate/High-k Dielectrics,” IEEE Electron Dev. Lett., vol. 29, no. 4, pp. 389–391, 2008.

M. Jo, S. Kim, C. Cho, M. Chang, and H. Hwang, “Gate Voltage Dependence on Hot Carrier Degradation at an Elevated Temperature in a Device with Ultrathin Silicon Oxynitride,” Appl. Phys. Lett., vol. 94, no. 5, pp. 053505–1–

–3, 2009.

E. Amat, T. Kauerauf, R. Degraeve, R. Rodriguez, M. Nafria, X. Aymerich, and G. Groeseneken, “Channel Hot-Carrier Degradation in pMOS and nMOS Short Channel Transistors with High-k Dielectric Stack,” Microel. Engineering, vol. 87, no. 1, pp. 47–50, 2010.

Y. Leblebici and S.-M. Kang, “Modeling of nMOS Transistors for Simulation of Hot-Carrier Induced Device and Circuit Degradation,” IEEE Transaction on Computer-Aided Design, vol. 11, no. 2, pp. 235–246, 1992.

S. Cristoloveanu, H. Haddara, and N. Revil, “Defect Localization Induced by Hot Carrier Injection in Short-Channel MOSFETs: Concept, Modeling and Characterization,” Microel. Reliab., vol. 33, no. 9, pp. 1365–1385, 1993.

A. Acovic, G. L. Rosa, and Y. Sun, “A Review of Hot Carrier Degradation Mechanism in MOSFETs,” Microel. Reliab., vol. 36, no. 7/8, pp. 845–869, 1996.

I. Starkov, H. Enichlmair, S. Tyaginov, and T. Grasser, “Charge-Pumping Extraction Techniques for Hot-Carrier Induced Interface and Oxide Trap Spatial Distributions in MOSFETs,” in Proc. International Symposium on the Physical & Failure Analysis of Integrated Circuits (IPFA), pp. 1–6, 2012.

I. Starkov, H. Enichlmair, S. Tyaginov, and T. Grasser, “Analysis of the Threshold Voltage Turn-Around Effect in High-Voltage n-MOSFETs due to Hot-Carrier Stress,” in Proc. International Reliability Physics Symposium (IRPS), p. 6 pages, 2012.

K. Rupp, T. Grasser, and A. Jungel, “On the Feasibility of Spherical Harmonics Expansions of the Boltzmann Transport Equation for Three-Dimensional Device Geometries,” in Proc. International Electron Devices Meeting (IEDM), pp. 789–792, 2011.

K. Rupp, C. Jungemann, M. Bina, A. J¨ungel, and T. Grasser, “Bipolar Spherical Harmonics Expansions of the Boltzmann Transport Equation,” in Proc. International Conference on Simulation of Semiconductor Processes and Devices

(SISPAD), pp. 19–22, 2012.

K. Rupp, P. Lagger, T. Grasser, and A. J¨ungel, “Inclusion of Carrier-Carrier-Scattering into Arbitrary-Order Spherical Harmonics Expansions of the Boltzmann Transport Equation,” in Proc. International Workshop on Computational Electronics (IWCE), pp. 1–4, 2012.

S. Tyaginov, M. Bina, J. Franco, D. Osintsev, O. Triebl, B. Kaczer, and T. Grasser, “Physical Modeling of Hot-Carrier Degradation for Short- and Long-Channel MOSFETs,” in Proc. International Reliability Physics Symposium (IRPS), pp. XT.16–1–16–8, 2014.

M. Bina, S. Tyaginov, J. Franco, Y. Wimmer, D. Osinstev, B. Kaczer, T. Grasser, et al., “Predictive Hot-Carrier Modeling of n-channel MOSFETs,” IEEE Transactions on Electron Devices, vol. in press, 2014.

J. McPherson, “Quantum Mechanical Treatment of Si-O Bond Breakage in Silica Under Time Dependent Dielectric Breakdown Testing,” in Proc. International Reliability Physics Symposium (IRPS), pp. 209–216, 2007.

C. Guerin, V. Huard, and A. Bravaix, “General Framework about Defect Creation at the Si/SiO2 Interface,” Journ. Appl. Phys., vol. 105, pp. 114513–1–114513–12, 2009.

A. Stesmans, “Revision of H2 Passivation of P2 Interface Defects in Standard (111)Si/SiO2,” Applied Physics Letters, vol. 68, no. 19, pp. 2723–2725, 1996.

A. Stesmans, “Passivation of Pb0 and Pb1 Interface Defects in Thermal (100) Si/SiO2 withMolecular Hydrogen,” Appl. Phys. Lett., vol. 68, no. 15, pp. 2076–2078, 1996.

G. Pobegen, S. Tyaginov, M. Nelhiebel, and T. Grasser, “Observation of Normally Distributed Activation Energies for the Recovery from Hot Carrier Damage,” IEEE Electron Dev. Lett., vol. 34, no. 8, pp. 939–941, 2013.

Synopsis, Sentaurus Process, Advanced Simulator for Process Technologies.

Y. Randriamihaja, A. Zaka, V. Huard, M. Rafik, D. Rideau, D. Roy, A. Bravaix, and P. Palestri, “Hot Carrier Degradation: From Defect Creation Modeling to Their Impact on NMOS Parameters,” in Proc. International Reliability Physics Symposium (IRPS), pp. 1–4, 2012.


Refbacks

  • There are currently no refbacks.


ISSN: 0353-3670