Renu Rajput, Rakesh Vaid

DOI Number
First page
Last page


Traditional flash memory devices consist of Polysilicon Control Gate (CG) – Oxide-Nitride-Oxide (ONO - Interpoly Dielectric) – Polysilicon Floating Gate (FG) – Silicon Oxide (Tunnel dielectric) – Substrate. The dielectrics have to be scaled down considerably in order to meet the escalating demand for lower write/erase voltages and higher density of cells. But as the floating gate dimensions are scaled down the charge stored in the floating gate leak out more easily via thin tunneling oxide below the floating gate which causes serious reliability issues and the whole amount of stored charge carrying information can be lost. The possible route to eliminate this problem is to use high-k based interpoly dielectric and to replace the polysilicon floating gate with a metal floating gate. At larger physical thickness, these materials have similar capacitance value hence avoiding tunneling effect.  Discrete nanocrystal memory has also been proposed to solve this problem. Due to its high operation speed, excellent scalability and higher reliability it has been shown as a promising candidate for future non-volatile memory applications. This review paper focuses on the recent efforts and research activities related to the fabrication and characterization of non-volatile memory device with metal floating gate/metal nanocrystals as the charge storage layer.


Metal oxide semiconductor (MOS), non-volatile memory (NVM), nanocrystal (NC), dielectrics, interpoly dielectric (IPD), floating gate (FG)

Full Text:



R. Bez, E. Camerlenghi, A. Modelli and A. Visconti, “Introduction to flash memory”, In Proceedings of the IEEE, 2003, vol. 91, pp. 489–502.


R. Garg, D. Misra and P. K. Swain, “Ge MOS capacitors with thermally evaporated HfO2 as gate dielectric”, J. of the Electrochem. Soc., vol. 153, pp. F29–F34, 2006.

A. G. Khairnar and A. M. Mahajan, “Effect of post-deposition annealing temperature on RF-sputtered HfO2 thin film for advanced CMOS technology”, Solid State Sci., vol. 15, pp. 24–28, 2013.

H. S. Kim, “A study of HfO2-based MOSCAPs and MOSFETs on III-V substrates with a thin germanium interfacial passivation layer”, Ph.d. thesis, The University of Texas, Austin, 2008.

S. V. J. Chandra, M. Jeong, Y. C. Park, J. W. Yoon and C. J. Choi, “Effect of annealing ambient on structural and electrical properties of Ge metal-oxide-semiconductor capacitors with Pt gate electrode and HfO2 gate dielectric”, Mater. Trans., vol. 52, pp. 118–123, 2011.

M. Saitoh, E. Nagata and T. Hiramoto, “Effects of ultra-narrow channel on characteristics of MOSFET memory with silicon nanocrystal floating gates”, In Proceedings of International Electron Devices Meeting Technical Digest, 2002, pp. 181–184.

N. Konofaos, “Electrical characterisation of SiON/n-Si structures for MOS VLSI electronics”, Microelectron. J., vol. 35, pp. 421–425, 2004.

I. Fainer, M. L. Kosinova, A. E. A. Macimovsky, Yu. M. Rumyantsev, F. A. Kuznetsov, V. G. Kesler, V. V. Kirienko, “Study of the structure and phase composition of nanocrystalline silicon oxynitride films synthesized by ICP-CVD”, Nucl. Instrum. and Meth. in Phys. Res. Sect. A, vol. 543, pp. 134–138, 2005.

S. N. Keeney, “Dielectric scaling challenges and approaches in floating gate non-volatile memories”, In Proceedings of the Electrochemical Society, 2004, vol. 04, pp. 151–158.

S. Raghunathan, T. Krishnamohan, K. Parat, and K. Saraswat, “Investigation of ballistic current in scaled floating-gate NAND FLASH and a solution”, In Proceedings of the IEEE International Electron Devices Meeting, Baltimore, MD, 7-9 December, 2009, pp. 34.1.1–

S. Jayanti, X. Yang, R. Suri and V. Misra, “Ultimate scalability of TaN metal floating gate with incorporation of high-k blocking dielectrics for flash memory applications”, In Proceedings of the International Electron Devices Meeting, 2010, pp. 5.3.1–5.3.4

J. Brewer and M. Gill, Nonvolatile memory technologies with emphasis on flash: A comprehensive guide to understanding and using NVSM devices, IEEE, in Press: Piscataway, NJ, USA, 2008.

B. Park, K. Cho, J. Yun, Y. S. Koo, J. H. Lee, and S. Kim, “Electrical characteristics of floating-gate memory devices with titanium nanoparticles embedded in gate oxides”, J. of Nanosci. and Nanotech., vol. 8, pp. 1904–1908, 2008.

C. Lee, J. Meteer, V. Narayanan and E. C. Kan, “Self-Assembly of metal nanocrystals on ultrathin Oxide for nonvolatile Memory applications”, J. of Electron. Mater., vol. 34 pp. 1–11, 2005.

Z. Liu, C. Lee, V. Narayanan, G. Pei and E.C. Kan, “Metal nanocrystal memories-Part I: Device design and fabrication”, IEEE Trans. on Electron Devices, vol. 49, pp. 1606–1613, 2002.

C. Lee, T. H. Hou, and E. C. C. Kan, “Nonvolatile Memory with a metal nanocrystal/nitride heterogeneous floating-Gate”, IEEE Trans. on Electron Devices, vol. 52, pp. 2697–2702, 2005.

S. Yamazaki, K. Hatakeyama, I. Kagawa, and Y. Yamashita, “Properties of nonvolatile semiconductor memories by using silicon clusters in the gate insulator”, In Proceedings of the International Electron Devices Meeting Technical Digest, 1973, pp. 355–358.

S. Yamazaki, “Metal-insulator-semiconductor structures,” Ceramic Bulletin, vol. 64, pp. 1585–1589, 1985.

R. F. Steimle, M. Sadd, R. Muralidhar, R. Rao, B. Hradsky, S. Straub and B. E. White Jr., “Hybrid silicon nanocrystal silicon nitride dynamic random access memory”, IEEE Trans. Nanotechn., vol. 2, pp. 335–340, 2003.

R. F. Steimle, R. A. Rao, B. Hradsky, R. Muralidhar, M. Sadd, M. Ramon, S. Straub, S. Bagchi, X. D. Wang, J. Hooker and B. E. White Jr., “Hybrid silicon nanocrystal silicon nitride memory”, In Proceedings of the ICSSDM, 2003, pp. 848–849.

C. Sargentis, K. Giannakopoulos, A. Travlos and D. Tsamakis, “Fabrication and characterization of a metal nanocrystal memory using molecular beam epitaxy”, J. of Phys., vol. 10, pp. 53–56, 2005.

J. J. Lee and D. L. Kwong, “Metal nanocrystal memory with high-k tunneling barrier for improved data retention,” IEEE Trans. on Electron Devices, vol. 52, pp. 507–511, 2005.

S. M. Sze, Physics of semiconductor devices. New York: Wiley, 1981, Chapter 7.

H. Wong and H. Iwai, “On the scaling issues and high-k replacement of ultrathin gate dielectrics for nanoscale MOS transistors”, Microelectron. Eng., vol. 83, pp. 1867–1904, 2006.

H. Wong, B. L. Yang and Y.C. Cheng, “Chemistry of silicon oxide annealed in ammonia and its influence on interface traps”, Appl. Surf. Sci., vol. 72 , pp. 49–54, 1993.

E. Cartier and J. H. Stathis, “Insulating films on semiconductors”, Microelectron. Eng., vol. 28, pp. 3–10, 1995.

J. T. Yount, P. M. Lenahan and J. T. Krik, “Comparison of defect structure in N2O- and NH3-nitrided oxide dielectrics”, J. of Appl. Phys., vol. 76, pp. 1754–1758, 1994.

I. J. R. Baumvol, F. C. Stedile, J. J. Ganem, I. Trimaille and S. Rigo, “Thermal nitridation of SiO2 films in ammonia: The role of hydrogen”, J. of Electrochem. Soc., vol. 143, pp. 1426–1434, 1996.

S. Hwang, S. Jung, K. S. Jang, J. I. Lee, H. Park, S. K. Dhungel and J. Yi, “Properties of the ultra-thin silicon-oxynitride films deposited by using plasma-assisted N2O oxidation for semiconductor device applications”, J. of the Korean Phys. Soc., vol. 51, pp. 1096–1099, 2007.

P.H. Yeh, L.J. Chen, P.T. Liu, D.Y. Wang and T.C. Chang, “ Metal nanocrystals as charge storage nodes for nonvolatile memory devices”, Electrochimica Acta (Elsevier), vol. 52, pp. 2920–2926, 2007.

W. Guan, S. Long, R. Jia, Q. Liu, Y. Hu, Q. Wang and M. Liu, “Analysis of charge retention characteristics for metal and semiconductor nanocrystal non-volatile memories”, In Proceedings of the IEEE, 2007, pp. 141.

W. Guan, S. Long, M. Liu, Z. Li, Y. Hu and Qi Liu, “Fabrication and charging characteristics of MOS capacitor structure with metal nanocrystals embedded in gate oxide”, J. of Phys. D: Appl. Phys., vol. 40, pp. 2754–2758, 2007.

J. Y. Choi, E. K. Lee, Y. S. Min and J. B. Park, “Nonvolatile memory devices fabricated by using colloidal Ni nanocrystals”, J. of the Korean Phys. Soc., vol. 50, pp. 49–52, 2007.

Y. Li and S. Liu, “Using different work function nanocrystal materials to improve the retention characteristics of nonvolatile memory devices”, Microelectronics J., vol. 40, pp. 92–94, 2009.

N. Henan, W. Liangcai, S. Zhitang, and H. Chun, “Memory characteristics of an MOS capacitor structure with double-layer semiconductor and metal heterogeneous nanocrystals”, J. of Semiconductors, vol. 30, pp. 114003(1–5), 2009.

C. Lee, A. G. Seetharam and E. C. Kan, “Operational and reliability comparison of discrete-storage nonvolatile memories: advantages of single- and double-layer metal nanocrystals”, In Proceedings of the IEDM Technical Digest, 2003, vol. 557, pp. 22.6.1–22.6.4.

Z. J. Horvath and P. Basa, “Nanocrystal non-volatile memory devices”, Mater. Sci. Forum, vol. 609, pp. 1–9, 2009.

Z. J. Horvath, P. Basa, T. Jaszi, A.E. Pap, L. Dobos, B. Pecz, L. Toth, P. Szollosi and K. Nagy, “Electrical and memory properties of Si3N4 MIS structures with embedded Si nanocrystals”, J. of Nanosci. and Nanotech., vol. 8, pp. 812–817, 2008.

P. Basa, Z. J. Horvath, T. Jaszi, A.E. Pap, L. Dobos, B. Pecz, L. Toth, and P. Szollosi, “Electrical and memory properties of Silicon nitride structures with embedded Si nanocrystals”, Phys. E: Low-Dimensional Systems and Nanostructure., vol. 38, pp. 71–75, 2007.

J. H. Liao, J. Y. Hsieh, H. J. Lin, W. Y. Tang, C. L. Chiang, Y. S. Lo, T. B. Wu, L. W. Yang, T. Yang, K. C. Chen and C. Y. Lu, “Physical and electrical characteristics of silicon oxynitride films with various refractive indices”, J. of Phys. D: Appl. Phys., vol. 42, pp. 175102(1-7), 2009.

J. S. Lee, “Recent progress in gold nanoparticle-based non-volatile memory devices”, Gold Bulletin, vol. 43, pp. 189–199, 2010.

S. Yang, Q. Wang, M. Zhang, S. Long, J. Liu and M. Liu, “Titanium–tungsten nanocrystals embedded in a SiO2/Al2O3 gate dielectric stack for low-voltage operation in non-volatile memory”, Nanotechnology, vol. 21, pp. 245201–245205, 2010.

V. Mikhelashvili, B. Meyler, S. Yofis, J. Salzman, M. Garbrecht, T. Cohen-Hyams, W. D. Kaplan, and G. Eisenstein, and Eisenstein G., “A nonvolatile memory capacitor based on a double gold nanocrystal storing layer and high-k dielectric tunneling and control layers”, J. of the Electrochem. Soc., vol. 157, pp. H463–H469, 2010.

G. Gay, D. Belhachemi, J. P. Colonna, S. Minoret, P. Brianceau, D. Lafond, T. Baron, G. Molas, E. Jalaguier, A. Beaurain, B. Pelissier, V. Vidal and B. De Salvo, “Passivated TiN nanocrystals/SiN trapping layer for enhanced erasing in nonvolatile memory”, Appl. Phys. Lett., vol. 97, pp. 152112(1–3), 2010.

L. Khomenkova, B. S. Sahu, A. Slaoui and F. Gourbilleau , “Hf-based high-k materials for Si nanocrystal floating gate memories”, Nanoscale Res. Lett., vol. 172, pp. 1–8, 2011.

G. X. Li, X. F. Chen, W. Ren, P. Shi, X. Q. Wu, O. K. Tan, W. G. Zhu and X. Yao, “HfO2-TiO2 ultra-thin gate dielectric by RF Sputtering”, Ferroelectrics, vol. 410, pp. 129–136, 2011.

M. Yun, B. Ramalingam, and S. Gangopadhyay, “Multi-layer pt nanoparticle embedded high density non-volatile memory devices”, J. of the Electrochem. Soc., vol. 159, pp. H393–399, 2012.

C. T. Lin, J. C. Wang, P. W. Huang, Y. Y. Chen and L. C. Chang, “Performance revelation and optimization of gold nanocrystal for future nonvolatile memory application”, Japanese J. of Appl. Phys., vol. 52, pp. 04CJ09(1–5), 2013.

J. Seo, J. Y. Kim, Y. B. Kim, D. W. Kim, H. Kim, H. Jo and D. K. Choi, “Multi-level storage in a nano-floating gate MOS capacitor using a stepped control oxide”, Microelectron. Reliability, vol. 53, pp. 528–532, 2013.

W. C. Shih, C. H. Cheng, J. Y. M. Lee and F. C. Chiu “Charge-trapping devices using multilayered dielectrics for nonvolatile memory applications”, Advances in Mater. Sci. and Eng., pp.1–5, 2013.

G. Chen, Z. Huo, L. Jin, Y. Han, X. Li, Su Liu and M. Liu, “Metal floating gate memory device with SiO2/HfO2 dual-layer as engineered tunneling barrier”, IEEE Electron Device Lett., vol. 35, pp. 744–746, 2014.

G. D. Wilk, R. M. Wallace and J. M. Anthony, “H-k gate dielectrics: current status and materials properties considerations”, J. of Appl. Phys., vol. 89, pp. 5243–5255, 2001.

C. Zhao, C. Z. Zhao, S. Taylor and P. R. Chalker, “Review on non-volatile memory with High-k dielectrics:Flash for generation beyond 32 nm”, Mater., vol. 7, pp. 5117–5145, 2014.

C. Yan, J. Wen, P. Lin and Z. Sun, “A tunneling dielectric layer free floating gate nonvolatile memory employing type-i core–shell quantum dots as discrete charge-trapping/tunneling centers”, Nano-Micro Small, vol.15, pp.1804156 (1–8), 2019.

S. Wang, C. He, J. Tang, X. Lu, C. Shen, H. Yu, L. Du, J. Li, R. Yang, D. Shi and G. Zhang, “New floating gate memory with excellent retention characteristics”, Advanced Electron. Mater., vol. 5, pp. 1800726 (1–7), 2019.


  • There are currently no refbacks.

ISSN: 0353-3670 (Print)

ISSN: 2217-5997 (Online)

COBISS.SR-ID 12826626